Searched refs:CVMX_CIU_PP_RST (Results 1 - 4 of 4) sorted by relevance
/kernel/linux/linux-5.10/arch/mips/cavium-octeon/ |
H A D | smp.c | 343 cvmx_write_csr(CVMX_CIU_PP_RST, 1 << coreid); in octeon_cpu_die() 344 cvmx_write_csr(CVMX_CIU_PP_RST, 0); in octeon_cpu_die() 391 cvmx_write_csr(CVMX_CIU_PP_RST, 1 << coreid); in octeon_update_boot_vector() 392 cvmx_write_csr(CVMX_CIU_PP_RST, 0); in octeon_update_boot_vector()
|
/kernel/linux/linux-6.6/arch/mips/cavium-octeon/ |
H A D | smp.c | 339 cvmx_write_csr(CVMX_CIU_PP_RST, 1 << coreid); in octeon_cpu_die() 340 cvmx_write_csr(CVMX_CIU_PP_RST, 0); in octeon_cpu_die() 388 cvmx_write_csr(CVMX_CIU_PP_RST, 1 << coreid); in octeon_update_boot_vector() 389 cvmx_write_csr(CVMX_CIU_PP_RST, 0); in octeon_update_boot_vector()
|
/kernel/linux/linux-5.10/arch/mips/include/asm/octeon/ |
H A D | cvmx-ciu-defs.h | 32 #define CVMX_CIU_PP_RST CVMX_CIU_ADDR(0x0700, 0, 0x00, 0) macro
|
/kernel/linux/linux-6.6/arch/mips/include/asm/octeon/ |
H A D | cvmx-ciu-defs.h | 32 #define CVMX_CIU_PP_RST CVMX_CIU_ADDR(0x0700, 0, 0x00, 0) macro
|
Completed in 3 milliseconds