Home
last modified time | relevance | path

Searched refs:CTRL1 (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-5.10/drivers/net/ethernet/amd/
H A Dam79c961a.h70 #define CTRL1 5 macro
H A Dam79c961a.c392 write_rreg(dev->base_addr, CTRL1, CTRL1_SPND); in am79c961_setmulticastlist()
397 while ((read_rreg(dev->base_addr, CTRL1) & CTRL1_SPND) == 0) { in am79c961_setmulticastlist()
419 write_rreg(dev->base_addr, CTRL1, 0); in am79c961_setmulticastlist()
H A Damd8111e.h51 #define CTRL1 0x6C /* Control1 register */ macro
H A Damd8111e.c441 reg_val = readl(mmio + CTRL1); in amd8111e_restart()
443 writel( reg_val| XMTSP_128 | CACHE_ALIGN, mmio + CTRL1 ); in amd8111e_restart()
579 /* Set default value to CTRL1 Register */ in amd8111e_init_hw_default()
580 writel(CTRL1_DEFAULT, mmio + CTRL1); in amd8111e_init_hw_default()
/kernel/linux/linux-5.10/drivers/net/ethernet/intel/ixgb/
H A Dixgb_hw.c82 IXGB_WRITE_REG(hw, CTRL1, ctrl_reg); in ixgb_mac_reset()
292 IXGB_WRITE_REG_IO(hw, CTRL1, IXGB_CTRL1_EE_RST); in ixgb_init_hw()
294 IXGB_WRITE_REG(hw, CTRL1, IXGB_CTRL1_EE_RST); in ixgb_init_hw()
H A Dixgb_ethtool.c218 *reg++ = IXGB_READ_REG(hw, CTRL1); /* 1 */ in ixgb_get_regs()
/kernel/linux/linux-5.10/sound/soc/codecs/
H A Dak4613.c27 #define CTRL1 0x03 /* Control 1 */ macro
60 /* CTRL1 */
433 snd_soc_component_update_bits(component, CTRL1, FMT_MASK, fmt_ctrl); in ak4613_dai_hw_params()
/kernel/linux/linux-6.6/drivers/regulator/
H A Dmax77802-regulator.c393 .enable_reg = MAX77802_REG_BUCK ## num ## CTRL1, \
396 .ramp_reg = MAX77802_REG_BUCK ## num ## CTRL1, \
/kernel/linux/linux-6.6/sound/soc/codecs/
H A Dak4613.c113 #define CTRL1 0x03 /* Control 1 */ macro
146 /* CTRL1 */
272 * CTRL1 register
642 snd_soc_component_update_bits(component, CTRL1, FMT_MASK, priv->ctrl1); in ak4613_dai_hw_params()
/kernel/linux/linux-5.10/drivers/regulator/
H A Dmax77802-regulator.c443 .enable_reg = MAX77802_REG_BUCK ## num ## CTRL1, \
/kernel/linux/linux-6.6/drivers/net/ethernet/amd/
H A Damd8111e.h51 #define CTRL1 0x6C /* Control1 register */ macro
H A Damd8111e.c440 reg_val = readl(mmio + CTRL1); in amd8111e_restart()
442 writel(reg_val | XMTSP_128 | CACHE_ALIGN, mmio + CTRL1); in amd8111e_restart()
578 /* Set default value to CTRL1 Register */ in amd8111e_init_hw_default()
579 writel(CTRL1_DEFAULT, mmio + CTRL1); in amd8111e_init_hw_default()
/kernel/linux/linux-5.10/drivers/media/i2c/
H A Dov2640.c98 #define CTRL1 0xC3 /* DSP Module enable 1 */ macro
/kernel/linux/linux-6.6/drivers/media/i2c/
H A Dov2640.c96 #define CTRL1 0xC3 /* DSP Module enable 1 */ macro

Completed in 20 milliseconds