Home
last modified time | relevance | path

Searched refs:CLK_TOP_SENINF_SEL (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6765-clk.h157 #define CLK_TOP_SENINF_SEL 122 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt6765-clk.h157 #define CLK_TOP_SENINF_SEL 122 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt6765-clk.h157 #define CLK_TOP_SENINF_SEL 122 macro
H A Dmt8192-clk.h49 #define CLK_TOP_SENINF_SEL 37 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6765-clk.h157 #define CLK_TOP_SENINF_SEL 122 macro
H A Dmt8192-clk.h49 #define CLK_TOP_SENINF_SEL 37 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt6765.c454 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF_SEL, "seninf_sel", seninf_parents,
H A Dclk-mt8192.c635 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF_SEL, "seninf_sel",
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt6765.c451 MUX_GATE_CLR_SET_UPD(CLK_TOP_SENINF_SEL, "seninf_sel", seninf_parents,

Completed in 11 milliseconds