Home
last modified time | relevance | path

Searched refs:CLK_TOP_PE2_MAC_P0_SEL (Results 1 - 6 of 6) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h162 #define CLK_TOP_PE2_MAC_P0_SEL 131 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt2712-clk.h162 #define CLK_TOP_PE2_MAC_P0_SEL 131 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt2712-clk.h162 #define CLK_TOP_PE2_MAC_P0_SEL 131 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt2712-clk.h162 #define CLK_TOP_PE2_MAC_P0_SEL 131 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt2712.c696 MUX_GATE(CLK_TOP_PE2_MAC_P0_SEL, "pe2_mac_p0_sel", pe2_mac_p0_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt2712.c810 MUX_GATE(CLK_TOP_PE2_MAC_P0_SEL, "pe2_mac_p0_sel",

Completed in 8 milliseconds