Home
last modified time | relevance | path

Searched refs:CLK_TOP_MEM_MFG_IN_SEL (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmediatek,mt6795-clk.h118 #define CLK_TOP_MEM_MFG_IN_SEL 107 macro
H A Dmt8173-clk.h121 #define CLK_TOP_MEM_MFG_IN_SEL 111 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmediatek,mt6795-clk.h118 #define CLK_TOP_MEM_MFG_IN_SEL 107 macro
H A Dmt8173-clk.h121 #define CLK_TOP_MEM_MFG_IN_SEL 111 macro
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt8173-clk.h121 #define CLK_TOP_MEM_MFG_IN_SEL 111 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt8173-clk.h121 #define CLK_TOP_MEM_MFG_IN_SEL 111 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c497 TOP_MUX_GATE(CLK_TOP_MEM_MFG_IN_SEL, "mem_mfg_in_sel", mem_mfg_in_parents,
H A Dclk-mt8173-topckgen.c586 MUX_GATE(CLK_TOP_MEM_MFG_IN_SEL, "mem_mfg_in_sel", mem_mfg_in_parents,
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt8173.c582 MUX_GATE(CLK_TOP_MEM_MFG_IN_SEL, "mem_mfg_in_sel", mem_mfg_in_parents, 0x00b0, 8, 2, 15),

Completed in 9 milliseconds