Home
last modified time | relevance | path

Searched refs:CLK_TOP_DSP1 (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h47 #define CLK_TOP_DSP1 37 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt6779-clk.h47 #define CLK_TOP_DSP1 37 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt6779-clk.h47 #define CLK_TOP_DSP1 37 macro
H A Dmediatek,mt8188-clk.h24 #define CLK_TOP_DSP1 13 macro
H A Dmt8195-clk.h24 #define CLK_TOP_DSP1 12 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6779-clk.h47 #define CLK_TOP_DSP1 37 macro
H A Dmediatek,mt8188-clk.h24 #define CLK_TOP_DSP1 13 macro
H A Dmt8195-clk.h24 #define CLK_TOP_DSP1 12 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8188-topckgen.c989 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, "top_dsp1",
H A Dclk-mt6779.c660 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, "dsp1_sel", dsp1_parents,
H A Dclk-mt8195-topckgen.c895 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, "top_dsp1",
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt6779.c660 MUX_GATE_CLR_SET_UPD(CLK_TOP_DSP1, "dsp1_sel", dsp1_parents,

Completed in 21 milliseconds