Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_ENGEN1 (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6765-clk.h99 #define CLK_TOP_AUD_ENGEN1 64 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dmt6765-clk.h99 #define CLK_TOP_AUD_ENGEN1 64 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dmt6765-clk.h99 #define CLK_TOP_AUD_ENGEN1 64 macro
H A Dmt8186-clk.h38 #define CLK_TOP_AUD_ENGEN1 19 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dmt6765-clk.h99 #define CLK_TOP_AUD_ENGEN1 64 macro
H A Dmt8186-clk.h38 #define CLK_TOP_AUD_ENGEN1 19 macro
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mt8186-topckgen.c549 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENGEN1, "top_aud_engen1",
H A Dclk-mt6765.c147 FACTOR(CLK_TOP_AUD_ENGEN1, "aud_engen1_ck", "aud_engen1_sel", 1, 1),
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mt6765.c146 FACTOR(CLK_TOP_AUD_ENGEN1, "aud_engen1_ck", "aud_engen1_sel", 1, 1),

Completed in 10 milliseconds