Searched refs:CLK_TOP_APLL1_DIV1 (Results 1 - 9 of 9) sorted by relevance
| /kernel/linux/linux-6.6/include/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 127 #define CLK_TOP_APLL1_DIV1 116 macro
|
| H A D | mt8173-clk.h | 132 #define CLK_TOP_APLL1_DIV1 122 macro
|
| /kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mediatek,mt6795-clk.h | 127 #define CLK_TOP_APLL1_DIV1 116 macro
|
| H A D | mt8173-clk.h | 132 #define CLK_TOP_APLL1_DIV1 122 macro
|
| /kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 132 #define CLK_TOP_APLL1_DIV1 122 macro
|
| /kernel/linux/linux-5.10/include/dt-bindings/clock/ |
| H A D | mt8173-clk.h | 132 #define CLK_TOP_APLL1_DIV1 122 macro
|
| /kernel/linux/linux-6.6/drivers/clk/mediatek/ |
| H A D | clk-mt6795-topckgen.c | 512 DIV_GATE(CLK_TOP_APLL1_DIV1, "apll1_div1", "aud_1_sel", 0x12c, 9, 0x124, 8, 0),
|
| H A D | clk-mt8173-topckgen.c | 607 DIV_GATE(CLK_TOP_APLL1_DIV1, "apll1_div1", "aud_1_sel", 0x12c, 9, 0x124, 8, 0),
|
| /kernel/linux/linux-5.10/drivers/clk/mediatek/ |
| H A D | clk-mt8173.c | 596 DIV_GATE(CLK_TOP_APLL1_DIV1, "apll1_div1", "aud_1_sel", 0x12c, 9, 0x124, 8, 0),
|
Completed in 9 milliseconds