Home
last modified time | relevance | path

Searched refs:CLK_SMMU_MFCL (Results 1 - 18 of 18) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h70 #define CLK_SMMU_MFCL 267 macro
H A Dexynos5420.h137 #define CLK_SMMU_MFCL 402 macro
H A Dexynos4.h112 #define CLK_SMMU_MFCL 274 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dexynos5250.h70 #define CLK_SMMU_MFCL 267 macro
H A Dexynos5420.h137 #define CLK_SMMU_MFCL 402 macro
H A Dexynos4.h112 #define CLK_SMMU_MFCL 274 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dexynos5250.h71 #define CLK_SMMU_MFCL 267 macro
H A Dexynos5420.h137 #define CLK_SMMU_MFCL 402 macro
H A Dexynos4.h112 #define CLK_SMMU_MFCL 274 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h71 #define CLK_SMMU_MFCL 267 macro
H A Dexynos5420.h137 #define CLK_SMMU_MFCL 402 macro
H A Dexynos4.h112 #define CLK_SMMU_MFCL 274 macro
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-exynos5250.c544 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "mout_aclk333_sub", GATE_IP_MFC, 2, 0,
H A Dclk-exynos4.c824 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "aclk100", GATE_IP_MFC, 1,
H A Dclk-exynos5420.c1280 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "dout_mfc_blk", GATE_IP_MFC, 1, 0, 0),
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-exynos5250.c547 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "mout_aclk333_sub", GATE_IP_MFC, 2, 0,
H A Dclk-exynos4.c828 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "aclk100", GATE_IP_MFC, 1,
H A Dclk-exynos5420.c1283 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "dout_mfc_blk", GATE_IP_MFC, 1, 0, 0),

Completed in 20 milliseconds