Home
last modified time | relevance | path

Searched refs:CLK_SMMU_MDMA0 (Results 1 - 12 of 12) sorted by relevance

/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h150 #define CLK_SMMU_MDMA0 347 macro
H A Dexynos5420.h185 #define CLK_SMMU_MDMA0 504 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dexynos5250.h150 #define CLK_SMMU_MDMA0 347 macro
H A Dexynos5420.h185 #define CLK_SMMU_MDMA0 504 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dexynos5250.h151 #define CLK_SMMU_MDMA0 347 macro
H A Dexynos5420.h185 #define CLK_SMMU_MDMA0 504 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h151 #define CLK_SMMU_MDMA0 347 macro
H A Dexynos5420.h185 #define CLK_SMMU_MDMA0 504 macro
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-exynos5250.c447 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "div_aclk266", GATE_IP_ACP, 5, 0, 0),
H A Dclk-exynos5420.c932 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "aclk266_g2d", GATE_IP_G2D, 5, 0, 0),
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-exynos5250.c450 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "div_aclk266", GATE_IP_ACP, 5, 0, 0),
H A Dclk-exynos5420.c935 GATE(CLK_SMMU_MDMA0, "smmu_mdma0", "aclk266_g2d", GATE_IP_G2D, 5, 0, 0),

Completed in 13 milliseconds