Home
last modified time | relevance | path

Searched refs:CLK_SDMMC1 (Results 1 - 22 of 22) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/zte/
H A Dclk-zx296702.c35 #define CLK_SDMMC1 (lsp0crpm_base + 0x0c) macro
604 ARRAY_SIZE(sdmmc1_wclk_sel), CLK_SDMMC1, 4, 1); in zx296702_lsp0_clocks_init()
606 zx_div("sdmmc1_wclk_div", "sdmmc1_wclk_mux", CLK_SDMMC1, 12, 4); in zx296702_lsp0_clocks_init()
608 zx_gate("sdmmc1_wclk", "sdmmc1_wclk_div", CLK_SDMMC1, 1); in zx296702_lsp0_clocks_init()
610 zx_gate("sdmmc1_pclk", "lsp0_apb_pclk", CLK_SDMMC1, 0); in zx296702_lsp0_clocks_init()
/kernel/linux/linux-5.10/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h84 #define CLK_SDMMC1 281 macro
H A Dexynos4.h136 #define CLK_SDMMC1 298 macro
H A Dexynos3250.h204 #define CLK_SDMMC1 198 macro
/kernel/linux/linux-5.10/include/dt-bindings/clock/
H A Dexynos5250.h84 #define CLK_SDMMC1 281 macro
H A Dexynos4.h136 #define CLK_SDMMC1 298 macro
H A Dexynos3250.h204 #define CLK_SDMMC1 198 macro
/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Dexynos5250.h85 #define CLK_SDMMC1 281 macro
H A Dexynos4.h136 #define CLK_SDMMC1 298 macro
H A Dexynos3250.h204 #define CLK_SDMMC1 198 macro
H A Drk3568-cru.h242 #define CLK_SDMMC1 179 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Dexynos5250.h85 #define CLK_SDMMC1 281 macro
H A Dexynos4.h136 #define CLK_SDMMC1 298 macro
H A Dexynos3250.h204 #define CLK_SDMMC1 198 macro
H A Drk3568-cru.h242 #define CLK_SDMMC1 179 macro
/kernel/linux/linux-5.10/drivers/clk/samsung/
H A Dclk-exynos3250.c644 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk_200", GATE_IP_FSYS, 6, 0, 0),
H A Dclk-exynos5250.c562 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk200", GATE_IP_FSYS, 13, 0, 0),
H A Dclk-exynos4.c841 GATE(CLK_SDMMC1, "sdmmc1", "aclk133", GATE_IP_FSYS, 6,
/kernel/linux/linux-6.6/drivers/clk/samsung/
H A Dclk-exynos5250.c565 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk200", GATE_IP_FSYS, 13, 0, 0),
H A Dclk-exynos3250.c649 GATE(CLK_SDMMC1, "sdmmc1", "div_aclk_200", GATE_IP_FSYS, 6, 0, 0),
H A Dclk-exynos4.c845 GATE(CLK_SDMMC1, "sdmmc1", "aclk133", GATE_IP_FSYS, 6,
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-rk3568.c898 COMPOSITE_NODIV(CLK_SDMMC1, "clk_sdmmc1", clk_sdmmc_p, 0,

Completed in 29 milliseconds