Searched refs:CLK_RESET_CCLK_DIVIDER (Results 1 - 8 of 8) sorted by relevance
| /kernel/linux/linux-5.10/arch/arm/mach-tegra/ |
| H A D | sleep.S | 23 #define CLK_RESET_CCLK_DIVIDER 0x24 define
147 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| H A D | sleep-tegra20.S | 31 #define CLK_RESET_CCLK_DIVIDER 0x24 define
177 str r1, [r0, #CLK_RESET_CCLK_DIVIDER]
264 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| H A D | sleep-tegra30.S | 44 #define CLK_RESET_CCLK_DIVIDER 0x24 define
327 str r1, [r0, #CLK_RESET_CCLK_DIVIDER]
631 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| /kernel/linux/linux-6.6/arch/arm/mach-tegra/ |
| H A D | sleep.S | 23 #define CLK_RESET_CCLK_DIVIDER 0x24 define
149 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| H A D | sleep-tegra20.S | 31 #define CLK_RESET_CCLK_DIVIDER 0x24 define
202 str r1, [r0, #CLK_RESET_CCLK_DIVIDER]
289 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| H A D | sleep-tegra30.S | 44 #define CLK_RESET_CCLK_DIVIDER 0x24 define
376 str r1, [r0, #CLK_RESET_CCLK_DIVIDER]
679 str r0, [r5, #CLK_RESET_CCLK_DIVIDER]
|
| /kernel/linux/linux-5.10/drivers/clk/tegra/ |
| H A D | clk-tegra30.c | 121 #define CLK_RESET_CCLK_DIVIDER 0x24 macro
1156 readl(clk_base + CLK_RESET_CCLK_DIVIDER); in tegra30_cpu_clock_suspend()
1198 clk_base + CLK_RESET_CCLK_DIVIDER); in tegra30_cpu_clock_resume()
|
| /kernel/linux/linux-6.6/drivers/clk/tegra/ |
| H A D | clk-tegra30.c | 123 #define CLK_RESET_CCLK_DIVIDER 0x24 macro
1134 readl(clk_base + CLK_RESET_CCLK_DIVIDER); in tegra30_cpu_clock_suspend()
1176 clk_base + CLK_RESET_CCLK_DIVIDER); in tegra30_cpu_clock_resume()
|
Completed in 8 milliseconds