Home
last modified time | relevance | path

Searched refs:CLKID_MPLL1_DIV (Results 1 - 20 of 20) sorted by relevance

/kernel/linux/linux-6.6/include/dt-bindings/clock/
H A Daxg-clkc.h77 #define CLKID_MPLL1_DIV 66 macro
H A Dgxbb-clkc.h151 #define CLKID_MPLL1_DIV 143 macro
H A Dmeson8b-clkc.h104 #define CLKID_MPLL1_DIV 97 macro
H A Dg12a-clkc.h81 #define CLKID_MPLL1_DIV 70 macro
/kernel/linux/linux-6.6/scripts/dtc/include-prefixes/dt-bindings/clock/
H A Daxg-clkc.h77 #define CLKID_MPLL1_DIV 66 macro
H A Dmeson8b-clkc.h104 #define CLKID_MPLL1_DIV 97 macro
H A Dgxbb-clkc.h151 #define CLKID_MPLL1_DIV 143 macro
H A Dg12a-clkc.h81 #define CLKID_MPLL1_DIV 70 macro
/kernel/linux/linux-5.10/drivers/clk/meson/
H A Dmeson8b.h81 #define CLKID_MPLL1_DIV 97 macro
H A Dgxbb.h148 #define CLKID_MPLL1_DIV 143 macro
H A Daxg.h122 #define CLKID_MPLL1_DIV 66 macro
H A Dg12a.h147 #define CLKID_MPLL1_DIV 70 macro
H A Dmeson8b.c2812 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
3019 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
3237 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
H A Dgxbb.c2874 [CLKID_MPLL1_DIV] = &gxbb_mpll1_div.hw,
3085 [CLKID_MPLL1_DIV] = &gxbb_mpll1_div.hw,
H A Daxg.c1224 [CLKID_MPLL1_DIV] = &axg_mpll1_div.hw,
H A Dg12a.c4257 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
4483 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
4738 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
/kernel/linux/linux-6.6/drivers/clk/meson/
H A Dmeson8b.c2873 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
3077 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
3292 [CLKID_MPLL1_DIV] = &meson8b_mpll1_div.hw,
H A Dgxbb.c2876 [CLKID_MPLL1_DIV] = &gxbb_mpll1_div.hw,
3083 [CLKID_MPLL1_DIV] = &gxbb_mpll1_div.hw,
H A Dg12a.c4321 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
4546 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
4806 [CLKID_MPLL1_DIV] = &g12a_mpll1_div.hw,
H A Daxg.c1962 [CLKID_MPLL1_DIV] = &axg_mpll1_div.hw,

Completed in 47 milliseconds