Home
last modified time | relevance | path

Searched refs:CACHE_EVENT_ATTR (Results 1 - 9 of 9) sorted by relevance

/kernel/linux/linux-5.10/arch/powerpc/perf/
H A Dpower8-pmu.c133 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1);
134 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
136 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_L1_PREF);
137 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
138 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
139 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
140 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_WRITE);
142 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
143 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
144 CACHE_EVENT_ATTR(LL
[all...]
H A Dpower9-pmu.c165 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1_FIN);
166 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
167 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_L1_PREF);
168 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
169 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
170 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
171 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_WRITE);
172 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
173 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
174 CACHE_EVENT_ATTR(LL
[all...]
H A Dpower10-pmu.c118 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1);
119 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
120 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_LD_PREFETCH_CACHE_LINE_MISS);
121 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
122 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
123 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
124 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_REQ);
125 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
126 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
127 CACHE_EVENT_ATTR(branc
[all...]
/kernel/linux/linux-6.6/arch/powerpc/perf/
H A Dpower8-pmu.c133 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1);
134 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
136 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_L1_PREF);
137 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
138 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
139 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
140 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_WRITE);
142 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
143 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
144 CACHE_EVENT_ATTR(LL
[all...]
H A Dpower9-pmu.c177 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1_FIN);
178 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
179 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_L1_PREF);
180 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
181 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
182 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
183 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_WRITE);
184 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
185 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
186 CACHE_EVENT_ATTR(LL
[all...]
H A Dpower10-pmu.c133 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1);
134 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1);
135 CACHE_EVENT_ATTR(L1-dcache-prefetches, PM_LD_PREFETCH_CACHE_LINE_MISS);
136 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
137 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
138 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1);
139 CACHE_EVENT_ATTR(L1-icache-prefetches, PM_IC_PREF_REQ);
140 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
141 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3);
142 CACHE_EVENT_ATTR(LL
[all...]
H A Dgeneric-compat-pmu.c109 CACHE_EVENT_ATTR(L1-dcache-load-misses, PM_LD_MISS_L1);
110 CACHE_EVENT_ATTR(L1-dcache-store-misses, PM_ST_MISS_L1);
111 CACHE_EVENT_ATTR(L1-icache-load-misses, PM_L1_ICACHE_MISS);
112 CACHE_EVENT_ATTR(LLC-load-misses, PM_DATA_FROM_L3MISS);
113 CACHE_EVENT_ATTR(branch-load-misses, PM_BR_MPRED_CMPL);
114 CACHE_EVENT_ATTR(dTLB-load-misses, PM_DTLB_MISS);
115 CACHE_EVENT_ATTR(iTLB-load-misses, PM_ITLB_MISS);
/kernel/linux/linux-5.10/arch/powerpc/include/asm/
H A Dperf_event_server.h172 #define CACHE_EVENT_ATTR(_name, _id) EVENT_ATTR(_name, _id, _c) macro
/kernel/linux/linux-6.6/arch/powerpc/include/asm/
H A Dperf_event_server.h180 #define CACHE_EVENT_ATTR(_name, _id) EVENT_ATTR(_name, _id, _c) macro

Completed in 4 milliseconds