Home
last modified time | relevance | path

Searched refs:BIT5 (Results 1 - 25 of 76) sorted by relevance

1234

/kernel/linux/linux-5.10/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h100 #define EPROM_CMD_RESERVED_MASK BIT5
130 #define RCR_FILTER_MASK (BIT0 | BIT1 | BIT2 | BIT3 | BIT5 | BIT12 | \
145 #define RCR_ACRC32 BIT5
182 #define CAM_USEDK BIT5
206 #define SCR_NoSKMC BIT5
223 #define IMR_HCCADOK BIT5
236 #define TPPoll_CQ BIT5
276 #define AcmHw_ViqStatus BIT5
366 #define RRSR_9M BIT5
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h102 #define SCR_NoSKMC BIT5
117 #define IMR_HCCADOK BIT5
125 #define TP_POLL_CQ BIT5
186 #define RRSR_9M BIT5
/kernel/linux/linux-6.6/drivers/scsi/
H A Ddc395x.h71 #define BIT5 0x00000020 macro
134 #define SRB_ERROR BIT5
139 #define RESIDUAL_VALID BIT5
170 #define EN_TAG_QUEUEING BIT5
597 #define LUN_CHECK BIT5
/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/include/
H A Dhal_pwr_seq.h47 {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital , 1:isolation*/ \
76 {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital , 1:isolation*/ \
151 {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \
182 {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*reset dual TSF*/ \
H A Dhal_com_reg.h531 #define CmdEEPROM_En BIT5 /* EEPROM enable when set 1 */
539 #define GPIOSEL_ENBT BIT5
561 #define HSIMR_SPS_OCP_INT_EN BIT5
570 #define HSISR_SPS_OCP_INT BIT5
613 #define RRSR_9M BIT5
735 #define CAM_USEDK BIT5
799 #define IMR_TBDER BIT5 /* For 92C, Transmit Beacon Error Interrupt */
847 #define PHIMR_BKDOK BIT5 /* AC_BK DMA OK Interrupt */
898 #define UHIMR_BKDOK BIT5 /* AC_BK DMA OK Interrupt */
952 #define IMR_BKDOK_88E BIT5 /* AC_B
[all...]
H A Drtl8723b_spec.h182 #define BIT_BCN_PORT_SEL BIT5
221 #define IMR_BKDOK_8723B BIT5 /* AC_BK DMA OK */
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/include/
H A Dhal_pwr_seq.h47 {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0}, /*0x00[5] = 1b'0 release analog Ips to digital , 1:isolation*/ \
76 {0x0000, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_USB_MSK|PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5}, /*0x00[5] = 1b'1 analog Ips to digital , 1:isolation*/ \
151 {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_ALL_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*Respond TxOK to scheduler*/ \
182 {0x0553, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK, PWR_INTF_SDIO_MSK, PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5},/*reset dual TSF*/ \
H A Drtl8723b_spec.h170 #define BIT_BCN_PORT_SEL BIT5
209 #define IMR_BKDOK_8723B BIT5 /* AC_BK DMA OK */
H A Dhal_com_reg.h525 #define HSISR_SPS_OCP_INT BIT5
552 #define RRSR_9M BIT5
646 #define CAM_USEDK BIT5
710 #define IMR_TBDER BIT5 /* For 92C, Transmit Beacon Error Interrupt */
758 #define RCR_APWRMGT BIT5 /* Accept power management packet */
1283 #define SDIO_HIMR_RXFOVW_MSK BIT5
1305 #define SDIO_HISR_RXFOVW BIT5
H A Dosdep_service.h22 #define BIT5 0x00000020 macro
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dpwrseq.h262 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
383 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0 \
416 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5|BIT4), (BIT5|BIT4) \
466 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
619 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dpwrseq.h262 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
383 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, 0 \
416 PWR_BASEADDR_MAC, PWR_CMD_WRITE, (BIT5|BIT4), (BIT5|BIT4) \
466 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
619 PWR_BASEADDR_MAC, PWR_CMD_WRITE, BIT5, BIT5 \
/kernel/linux/linux-5.10/drivers/scsi/
H A Ddc395x.h71 #define BIT5 0x00000020 macro
134 #define SRB_ERROR BIT5
139 #define RESIDUAL_VALID BIT5
179 #define EN_TAG_QUEUEING BIT5
635 #define LUN_CHECK BIT5
/kernel/linux/linux-5.10/drivers/video/fbdev/via/
H A Ddvi.c62 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
66 viafb_write_reg_mask(SR3E, VIASR, 0x0, BIT5); in viafb_tmds_trasmitter_identify()
396 viafb_write_reg_mask(CR6C, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
408 viafb_write_reg_mask(CR93, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
/kernel/linux/linux-6.6/drivers/video/fbdev/via/
H A Ddvi.c62 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
66 viafb_write_reg_mask(SR3E, VIASR, 0x0, BIT5); in viafb_tmds_trasmitter_identify()
396 viafb_write_reg_mask(CR6C, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
408 viafb_write_reg_mask(CR93, VIACR, 0x21, BIT0 + BIT5); in viafb_dvi_enable()
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h36 #define BIT5 0x00000020 macro
H A Dhalbtc8192e2ant.h9 #define BT_INFO_8192E_2ANT_B_HID BIT5
H A Dhalbtc8821a2ant.h10 #define BT_INFO_8821A_2ANT_B_HID BIT5
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h36 #define BIT5 0x00000020 macro
H A Dhalbtc8192e2ant.h9 #define BT_INFO_8192E_2ANT_B_HID BIT5
/kernel/linux/linux-5.10/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h15 #define BIT5 0x00000020 macro
/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/hal/
H A Dodm_debug.h66 #define ODM_COMP_CCK_PD BIT5
H A DHalBtc8723b2Ant.h10 #define BT_INFO_8723B_2ANT_B_HID BIT5
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h15 #define BIT5 0x00000020 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/hal/
H A DHalBtc8723b2Ant.h10 #define BT_INFO_8723B_2ANT_B_HID BIT5

Completed in 27 milliseconds

1234