Home
last modified time | relevance | path

Searched refs:BIT11 (Results 1 - 25 of 42) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/include/
H A Dhal_com_reg.h619 #define RRSR_54M BIT11
793 #define IMR_RDU BIT11 /* Receive Descriptor Unavailable */
809 #define IMR_TXERR BIT11
841 #define PHIMR_HISRE_IND BIT11 /* RO. HISRE Indicator (HISRE & HIMRE is true, this bit is set to 1) */
864 #define PHIMR_TXERR BIT11
892 /* RSVD BIT11 */
917 #define UHIMR_TXERR BIT11
946 #define IMR_HISR1_IND_INT_88E BIT11 /* HISR1 Indicator (HISR1 & HIMR1 is true, this bit is set to 1) */
975 #define IMR_TXERR_88E BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
1040 #define RCR_ADF BIT11 /* Accep
[all...]
H A Drtl8723b_spec.h244 #define IMR_TXERR_8723B BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
H A Dosdep_service.h32 #define BIT11 0x00000800 macro
/kernel/linux/linux-5.10/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h42 #define BIT11 0x00000800 macro
/kernel/linux/linux-6.6/drivers/net/wireless/realtek/rtlwifi/btcoexist/
H A Dhalbt_precomp.h42 #define BIT11 0x00000800 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h111 #define IMR_RDU BIT11
192 #define RRSR_54M BIT11
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/hal/
H A Drtl8723b_rf6052.c65 pHalData->RfRegChnlVal[0] = ((pHalData->RfRegChnlVal[0] & 0xfffff3ff) | BIT10 | BIT11); in PHY_RF6052SetBandwidth8723B()
H A Dodm_RegDefine11N.h160 #define ODM_BIT_BB_ATC_11N BIT11
/kernel/linux/linux-5.10/drivers/staging/rtl8192e/rtl8192e/
H A Dr8192E_hw.h217 #define IMR_RDU BIT11
242 #define TPPoll_StopVI BIT11
372 #define RRSR_54M BIT11
/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/core/
H A Drtw_efuse.c274 /* PHY_SetMacReg(padapter, 0x34, BIT11, 0); */ in efuse_OneByteRead()
275 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) & (~BIT11)); in efuse_OneByteRead()
339 /* PHY_SetMacReg(padapter, 0x34, BIT11, 1); */ in efuse_OneByteWrite()
340 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) | (BIT11)); in efuse_OneByteWrite()
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/core/
H A Drtw_efuse.c251 /* PHY_SetMacReg(padapter, 0x34, BIT11, 0); */ in efuse_OneByteRead()
252 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) & (~BIT11)); in efuse_OneByteRead()
305 /* PHY_SetMacReg(padapter, 0x34, BIT11, 1); */ in efuse_OneByteWrite()
306 rtw_write16(padapter, 0x34, rtw_read16(padapter, 0x34) | (BIT11)); in efuse_OneByteWrite()
/kernel/linux/linux-5.10/drivers/staging/rtl8723bs/hal/
H A Drtl8723b_rf6052.c65 pHalData->RfRegChnlVal[0] = ((pHalData->RfRegChnlVal[0] & 0xfffff3ff) | BIT10 | BIT11); in PHY_RF6052SetBandwidth8723B()
H A Dodm_debug.h72 #define ODM_COMP_PSD BIT11
H A Dodm_RegDefine11N.h162 #define ODM_BIT_BB_ATC_11N BIT11
H A DHal8723BReg.h426 #define IMR_TXERR_8723B BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
/kernel/linux/linux-5.10/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h21 #define BIT11 0x00000800 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8192e/
H A Drtl819x_Qos.h21 #define BIT11 0x00000800 macro
/kernel/linux/linux-6.6/drivers/staging/rtl8723bs/include/
H A Dosdep_service.h28 #define BIT11 0x00000800 macro
H A Drtl8723b_spec.h232 #define IMR_TXERR_8723B BIT11 /* Tx Error Flag Interrupt Status, write 1 clear. */
H A Dhal_com_reg.h558 #define RRSR_54M BIT11
704 #define IMR_RDU BIT11 /* Receive Descriptor Unavailable */
720 #define IMR_TXERR BIT11
751 #define RCR_ADF BIT11 /* Accept data type frame. This bit also regulates BA, BAR, and PS-Poll (AP mode only). */
/kernel/linux/linux-5.10/include/uapi/linux/
H A Dsynclink.h30 #define BIT11 0x0800 macro
/kernel/linux/linux-6.6/include/uapi/linux/
H A Dsynclink.h30 #define BIT11 0x0800 macro
/kernel/linux/patches/linux-6.6/prebuilts/usr/include/linux/
H A Dsynclink.h34 #define BIT11 0x0800 macro
/kernel/linux/patches/linux-4.19/prebuilts/usr/include/linux/
H A Dsynclink.h21 #define BIT11 0x0800 macro
/kernel/linux/patches/linux-5.10/prebuilts/usr/include/linux/
H A Dsynclink.h34 #define BIT11 0x0800 macro

Completed in 23 milliseconds

12