Home
last modified time | relevance | path

Searched refs:mux_uart4_p (Results 1 - 5 of 5) sorted by relevance

/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3368.c140 PNAME(mux_uart4_p) = {"uart4_src", "uart4_frac", "xin24m"}; variable
266 MUX(SCLK_UART4, "sclk_uart4", mux_uart4_p, CLK_SET_RATE_PARENT, RK3368_CLKSEL_CON(41), 8, 2, MFLAGS);
H A Dclk-rk3308.c112 PNAME(mux_uart4_p) = {"clk_uart4_src", "dummy", "clk_uart4_frac"}; variable
185 MUX(0, "clk_uart4_mux", mux_uart4_p, CLK_SET_RATE_PARENT, RK3308_CLKSEL_CON(23), 14, 2, MFLAGS);
H A Dclk-rk3288.c162 PNAME(mux_uart4_p) = {"uart4_src", "uart4_frac", "xin24m"}; variable
220 MUX(SCLK_UART4, "sclk_uart4", mux_uart4_p, CLK_SET_RATE_PARENT, RK3288_CLKSEL_CON(3), 8, 2, MFLAGS);
H A Dclk-px30.c133 PNAME(mux_uart4_p) = {"clk_uart4_src", "clk_uart4_np5", "clk_uart4_frac"}; variable
197 MUX(0, "clk_uart4_mux", mux_uart4_p, CLK_SET_RATE_PARENT, PX30_CLKSEL_CON(44), 14, 2, MFLAGS);
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c149 PNAME(mux_uart4_p) = {"clk_uart4_src", "clk_uart4_np5", "clk_uart4_frac", "xin24m"}; variable
204 MUX(0, "clk_uart4_mux", mux_uart4_p, CLK_SET_RATE_PARENT, RK1808_CLKSEL_CON(48), 14, 2, MFLAGS);

Completed in 8 milliseconds