Home
last modified time | relevance | path

Searched refs:mux_uart0_pmu_p (Results 1 - 2 of 2) sorted by relevance

/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c168 PNAME(mux_uart0_pmu_p) = {"clk_uart0_pmu_src", "clk_uart0_np5", "clk_uart0_frac", "xin24m"}; variable
239 MUX(0, "clk_uart0_pmu_mux", mux_uart0_pmu_p, CLK_SET_RATE_PARENT, RK1808_PMU_CLKSEL_CON(4), 14, 2, MFLAGS);
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-px30.c150 PNAME(mux_uart0_pmu_p) = {"clk_uart0_pmu_src", "clk_uart0_np5", "clk_uart0_frac"}; variable
212 MUX(0, "clk_uart0_pmu_mux", mux_uart0_pmu_p, CLK_SET_RATE_PARENT, PX30_PMU_CLKSEL_CON(4), 14, 2, MFLAGS);

Completed in 4 milliseconds