Home
last modified time | relevance | path

Searched refs:mmu_l2_bm (Results 1 - 25 of 31) sorted by relevance

12

/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/
H A Dmali_kbase_hwcnt_gpu.c537 u64 mmu_l2_bm = 0; in kbase_hwcnt_gpu_enable_map_to_physical() local
576 mmu_l2_bm |= *blk_map; in kbase_hwcnt_gpu_enable_map_to_physical()
591 dst->mmu_l2_bm = in kbase_hwcnt_gpu_enable_map_to_physical()
592 kbase_hwcnt_backend_gpu_block_map_to_physical(mmu_l2_bm, 0); in kbase_hwcnt_gpu_enable_map_to_physical()
623 u64 mmu_l2_bm; in kbase_hwcnt_gpu_enable_map_from_physical() local
638 src->mmu_l2_bm, &mmu_l2_bm, &ignored_hi); in kbase_hwcnt_gpu_enable_map_from_physical()
669 *blk_map = mmu_l2_bm; in kbase_hwcnt_gpu_enable_map_from_physical()
H A Dmali_kbase_hwaccess_instr.h38 * @mmu_l2_bm: counters selection bitmask (MMU_L2).
47 u32 mmu_l2_bm; member
H A Dmali_kbase_hwcnt_backend_csf_if.h41 * @mmu_l2_bm: MMU_L2 counters selection bitmask.
50 u32 mmu_l2_bm; member
H A Dmali_kbase_hwcnt_gpu.h112 * @mmu_l2_bm: MMU_L2 counters selection bitmask.
118 u32 mmu_l2_bm; member
H A Dmali_kbase_hwcnt_backend_csf.c353 if (phys_enable_map->mmu_l2_bm) in kbasep_hwcnt_backend_csf_process_enable_map()
354 phys_enable_map->mmu_l2_bm |= 1; in kbasep_hwcnt_backend_csf_process_enable_map()
906 enable->mmu_l2_bm = phys_enable_map.mmu_l2_bm; in kbasep_hwcnt_backend_csf_get_physical_enable()
H A Dmali_kbase_hwcnt_backend_jm.c413 enable.mmu_l2_bm = phys_enable_map.mmu_l2_bm; in kbasep_hwcnt_backend_jm_dump_enable_nolock()
H A Dmali_kbase_vinstr.c431 phys_em.mmu_l2_bm = setup->mmu_l2_bm; in kbasep_vinstr_client_create()
H A Dmali_kbase_kinstr_prfcnt.c736 phys_em.mmu_l2_bm = 0; in kbasep_kinstr_prfcnt_client_stop()
1611 &config->phys_em.mmu_l2_bm, req_enable->enable_mask); in kbasep_kinstr_prfcnt_parse_request_enable()
1840 phys_em.mmu_l2_bm = 0; in kbasep_kinstr_prfcnt_client_create()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/
H A Dmali_kbase_hwcnt_gpu.c375 u64 mmu_l2_bm = 0; in kbase_hwcnt_gpu_enable_map_to_physical() local
407 mmu_l2_bm |= *blk_map; in kbase_hwcnt_gpu_enable_map_to_physical()
420 dst->mmu_l2_bm = kbasep_hwcnt_backend_gpu_block_map_to_physical(mmu_l2_bm, 0); in kbase_hwcnt_gpu_enable_map_to_physical()
433 u64 mmu_l2_bm; in kbase_hwcnt_gpu_enable_map_from_physical() local
445 kbasep_hwcnt_backend_gpu_block_map_from_physical(src->mmu_l2_bm, &mmu_l2_bm, &ignored_hi); in kbase_hwcnt_gpu_enable_map_from_physical()
469 *blk_map = mmu_l2_bm; in kbase_hwcnt_gpu_enable_map_from_physical()
H A Dmali_kbase_hwcnt_legacy.c76 phys_em.mmu_l2_bm = enable->mmu_l2_bm; in kbase_hwcnt_legacy_client_create()
H A Dmali_kbase_hwaccess_instr.h39 * @mmu_l2_bm: counters selection bitmask (MMU_L2).
49 u32 mmu_l2_bm; member
H A Dmali_kbase_hwcnt_gpu.h67 * @mmu_l2_bm: MMU_L2 counters selection bitmask.
73 u32 mmu_l2_bm; member
H A Dmali_kbase_ioctl.h157 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
166 __u32 mmu_l2_bm; member
177 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
184 __u32 mmu_l2_bm; member
H A Dmali_kbase_hwcnt_backend_jm.c224 enable.mmu_l2_bm = phys.mmu_l2_bm; in kbasep_hwcnt_backend_jm_dump_enable_nolock()
H A Dmali_kbase_vinstr.c405 phys_em.mmu_l2_bm = setup->mmu_l2_bm; in kbasep_vinstr_client_create()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/midgard/
H A Dmali_kbase_ioctl.h182 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
191 __u32 mmu_l2_bm; member
202 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
209 __u32 mmu_l2_bm; member
H A Dmali_kbase_uku.h153 u32 mmu_l2_bm; member
165 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
179 u32 mmu_l2_bm; member
H A Dmali_kbase_gator_api.c266 setup.mmu_l2_bm = in_out_info->bitmask[0x3]; in kbase_gator_hwcnt_init()
H A Dmali_kbase_vinstr.c198 setup.mmu_l2_bm = vinstr_ctx->bitmap[MMU_L2_HWCNT_BM]; in enable_hwcnt()
1752 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_hwcnt_reader_setup()
1775 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_legacy_hwc_setup()
1811 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_hwcnt_kernel_setup()
/device/soc/rockchip/common/kernel/drivers/gpu/arm/midgard/
H A Dmali_kbase_ioctl.h194 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
203 __u32 mmu_l2_bm; member
215 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
222 __u32 mmu_l2_bm; member
H A Dmali_kbase_uku.h157 u32 mmu_l2_bm; member
169 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
183 u32 mmu_l2_bm; member
H A Dmali_kbase_gator_api.c259 setup.mmu_l2_bm = in_out_info->bitmask[3]; in kbase_gator_hwcnt_init()
H A Dmali_kbase_vinstr.c223 setup.mmu_l2_bm = vinstr_ctx->bitmap[MMU_L2_HWCNT_BM]; in enable_hwcnt()
1858 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_hwcnt_reader_setup()
1888 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_legacy_hwc_setup()
1926 bitmap[MMU_L2_HWCNT_BM] = setup->mmu_l2_bm; in kbase_vinstr_hwcnt_kernel_setup()
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/backend/gpu/
H A Dmali_kbase_instr_backend.c90 kbase_reg_write(kbdev, GPU_CONTROL_MCU_REG(PRFCNT_MMU_L2_EN), enable->mmu_l2_bm); in kbase_instr_hwcnt_enable_internal()
104 kbase_reg_write(kbdev, GPU_CONTROL_REG(PRFCNT_MMU_L2_EN), enable->mmu_l2_bm); in kbase_instr_hwcnt_enable_internal()
/device/soc/rockchip/rk3588/kernel/include/uapi/gpu/arm/bifrost/
H A Dmali_kbase_ioctl.h158 * @mmu_l2_bm: counters selection bitmask (MMU_L2)
167 __u32 mmu_l2_bm; member

Completed in 29 milliseconds

12