Searched refs:cur_val (Results 1 - 4 of 4) sorted by relevance
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/csf/ |
H A D | mali_kbase_csf_firmware_cfg.c | 45 * @cur_val: The current value of the configuration option 61 u32 cur_val; member 101 val = config->cur_val; in show_fw_cfg() 142 if (config->cur_val == val) { in store_fw_cfg() 175 config->cur_val = val; in store_fw_cfg() 237 &config->cur_val); in kbase_csf_firmware_cfg_init()
|
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/ |
H A D | mali_kbase.h | 455 const int cur_val = atomic_xchg(&kbdev->pm.gpu_lost, new_val); in kbase_pm_set_gpu_lost() local 457 if (new_val != cur_val) in kbase_pm_set_gpu_lost()
|
/device/board/hisilicon/hispark_aries/uboot/secureboot_release/ddr_init/drv/ |
H A D | ddr_training_impl.c | 1080 int cur_val, def_val; in ddr_adjust_move_win() local 1090 cur_val = def_val; in ddr_adjust_move_win() 1104 ddr_adjust_change_val(dir, &cur_val, accel, cfg->cur_mode); in ddr_adjust_move_win() 1105 if (DDR_FALSE == ddr_adjust_check_val(cur_val, cfg->cur_mode)) { in ddr_adjust_move_win() 1107 cfg->cur_byte, cur_val); in ddr_adjust_move_win() 1112 cfg->cur_byte, cfg->cur_mode, cur_val); in ddr_adjust_move_win() 1113 ddr_adjust_set_val(cfg, cur_val); in ddr_adjust_move_win()
|
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/drv/ |
H A D | ddr_training_impl.c | 1079 int cur_val, def_val; in ddr_adjust_move_win() local 1089 cur_val = def_val; in ddr_adjust_move_win() 1103 ddr_adjust_change_val(dir, &cur_val, accel, cfg->cur_mode); in ddr_adjust_move_win() 1104 if (DDR_FALSE == ddr_adjust_check_val(cur_val, cfg->cur_mode)) { in ddr_adjust_move_win() 1106 cfg->cur_byte, cur_val); in ddr_adjust_move_win() 1111 cfg->cur_byte, cfg->cur_mode, cur_val); in ddr_adjust_move_win() 1112 ddr_adjust_set_val(cfg, cur_val); in ddr_adjust_move_win()
|
Completed in 12 milliseconds