Home
last modified time | relevance | path

Searched refs:clk (Results 1 - 25 of 279) sorted by relevance

12345678910>>...12

/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk.c11 * samsung/clk.c
18 #include <linux/clk.h>
19 #include <linux/clk-provider.h>
25 #include "clk.h"
37 static struct clk *rockchip_clk_register_branch(const char *name, const char *const *parent_names, u8 num_parents, in rockchip_clk_register_branch()
108 return hw->clk; in rockchip_clk_register_branch()
221 static struct clk *rockchip_clk_register_frac_branch(struct rockchip_clk_provider *ctx, const char *name, in rockchip_clk_register_frac_branch()
281 struct clk *mux_clk; in rockchip_clk_register_frac_branch()
315 ret = clk_notifier_register(hw->clk, &frac->clk_nb); in rockchip_clk_register_frac_branch()
324 return hw->clk; in rockchip_clk_register_frac_branch()
377 struct clk *clk, *brother_clk; rockchip_clk_register_composite_brother_branch() local
459 rockchip_clk_add_lookup(struct rockchip_clk_provider *ctx, struct clk *clk, unsigned int id) rockchip_clk_add_lookup() argument
470 struct clk *clk; rockchip_clk_register_plls() local
490 struct clk *clk = NULL; rockchip_clk_register_branches() local
615 struct clk *clk; rockchip_clk_register_armclk() local
[all...]
H A Dclk-cpu.c6 * based on clk/samsung/clk-cpu.c
35 #include <linux/clk.h>
36 #include <linux/clk-provider.h>
37 #include "clk.h"
59 struct clk *alt_parent;
245 struct clk *rockchip_clk_register_cpuclk(const char *name, u8 num_parents, struct clk *parent, struct clk *alt_parent, in rockchip_clk_register_cpuclk()
252 struct clk *cl in rockchip_clk_register_cpuclk() local
[all...]
H A Dclk-ddr.c8 #include <linux/clk.h>
9 #include <linux/clk-provider.h>
22 #include "clk.h"
218 struct clk *rockchip_clk_register_ddrclk(const char *name, int flags, const char *const *parent_names, u8 num_parents, in rockchip_clk_register_ddrclk()
224 struct clk *clk; in rockchip_clk_register_ddrclk() local
269 clk = clk_register(NULL, &ddrclk->hw); in rockchip_clk_register_ddrclk()
270 if (IS_ERR(clk)) { in rockchip_clk_register_ddrclk()
274 return clk; in rockchip_clk_register_ddrclk()
/device/soc/rockchip/rk3566/vendor/drivers/clk/
H A DMakefile5 VENDOR_RK3566_DRIVER_CLK_INCLUDE := -I$(srctree)/drivers/clk/rockchip
11 obj-$(CONFIG_VENDOR_RK3566_DRIVER_CLK) += clk-vendor.o
12 clk-vendor-y += clk-dclk-divider.o
13 clk-vendor-y += clk-pvtm.o
14 obj-$(CONFIG_CLK_RK1808) += clk-rk1808.o
15 obj-$(CONFIG_CLK_RK3568) += clk-rk3568.o
/device/soc/rockchip/common/vendor/drivers/clk/
H A DMakefile5 VENDOR_RK3566_DRIVER_CLK_INCLUDE := -I$(srctree)/drivers/clk/rockchip
11 obj-$(CONFIG_VENDOR_RK3566_DRIVER_CLK) += clk-vendor.o
12 clk-vendor-y += clk-dclk-divider.o
13 clk-vendor-y += clk-pvtm.o
14 obj-$(CONFIG_CLK_RK1808) += clk-rk1808.o
H A Dclk-dclk-divider.c9 #include <linux/clk.h>
10 #include <linux/clk-provider.h>
11 #include "clk.h"
92 struct clk *rockchip_clk_register_dclk_branch(const char *name, const char *const *parent_names, u8 num_parents, in rockchip_clk_register_dclk_branch()
99 struct clk *clk; in rockchip_clk_register_dclk_branch() local
151 clk = clk_register_composite(NULL, name, parent_names, num_parents, mux ? &mux->hw : NULL, mux_ops, in rockchip_clk_register_dclk_branch()
154 return clk; in rockchip_clk_register_dclk_branch()
H A Dclk-pvtm.c6 #include <linux/clk.h>
17 #include <linux/clk-provider.h>
44 struct clk *pvtm_clk;
45 struct clk *clk; member
98 /* 24m clk ,24cnt=1us */ in rockchip_clock_pvtm_get_value()
186 pvtm->clk = devm_clk_register(dev, clk_hw); in clock_pvtm_regitstor()
187 if (IS_ERR(pvtm->clk)) { in clock_pvtm_regitstor()
188 return PTR_ERR(pvtm->clk); in clock_pvtm_regitstor()
191 return of_clk_add_provider(dev->of_node, of_clk_src_simple_get, pvtm->clk); in clock_pvtm_regitstor()
[all...]
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/platform/devicetree/
H A Dmali_kbase_clk_rate_trace.c24 #include <linux/clk.h>
66 return clk_get_rate((struct clk *)gpu_clk_handle); in get_gpu_clk_rate()
72 compiletime_assert(offsetof(struct clk_notifier_data, clk) == in gpu_clk_notifier_register()
74 "mismatch in the offset of clk member"); in gpu_clk_notifier_register()
76 compiletime_assert(sizeof(((struct clk_notifier_data *)0)->clk) == in gpu_clk_notifier_register()
78 "mismatch in the size of clk member"); in gpu_clk_notifier_register()
86 return clk_notifier_register((struct clk *)gpu_clk_handle, nb); in gpu_clk_notifier_register()
97 clk_notifier_unregister((struct clk *)gpu_clk_handle, nb); in gpu_clk_notifier_unregister()
/device/soc/rockchip/common/sdk_linux/drivers/tty/serial/8250/
H A D8250_dw.c26 #include <linux/clk.h>
47 struct clk *clk; member
48 struct clk *pclk;
297 rate = clk_get_rate(d->clk); in dw8250_clk_work_cb()
316 * the clk and tty-port mutexes lock. It happens if clock rate change in dw8250_clk_notifier_cb()
357 clk_disable_unprepare(d->clk); in dw8250_set_termios()
369 ret = clk_set_rate(d->clk, rate); in dw8250_set_termios()
370 rate_temp = clk_get_rate(d->clk); in dw8250_set_termios()
378 ret = clk_set_rate(d->clk, rat in dw8250_set_termios()
[all...]
/device/soc/rockchip/common/sdk_linux/include/linux/
H A Dclk-provider.h13 * flags used across common struct clk. these flags should only affect the
17 * Please update clk_flags[] in drivers/clk/clk.c when making changes here!
25 #define CLK_GET_RATE_NOCACHE BIT(6) /* do not use the cached clk rate */
27 #define CLK_GET_ACCURACY_NOCACHE BIT(8) /* do not use the cached clk accuracy */
36 struct clk;
42 * struct clk_rate_request - Structure encoding the clk constraints that
47 * @min_rate: Minimum rate imposed by clk users.
48 * @max_rate: Maximum rate imposed by clk users.
249 * struct clk_parent_data - clk paren
305 struct clk *clk; global() member
1005 __clk_get_hw(struct clk *clk) __clk_get_hw() argument
[all...]
/device/soc/rockchip/common/kernel/drivers/gpu/arm/bifrost/
H A Dmali_kbase_hwcnt_types.c396 size_t clk; in kbase_hwcnt_dump_buffer_copy() local
427 kbase_hwcnt_metadata_for_each_clock(metadata, clk) { in kbase_hwcnt_dump_buffer_copy()
429 dst_enable_map->clk_enable_map, clk)) in kbase_hwcnt_dump_buffer_copy()
430 dst->clk_cnt_buf[clk] = src->clk_cnt_buf[clk]; in kbase_hwcnt_dump_buffer_copy()
441 size_t clk; in kbase_hwcnt_dump_buffer_copy_strict() local
471 kbase_hwcnt_metadata_for_each_clock(metadata, clk) { in kbase_hwcnt_dump_buffer_copy_strict()
474 dst_enable_map->clk_enable_map, clk); in kbase_hwcnt_dump_buffer_copy_strict()
476 dst->clk_cnt_buf[clk] = clk_enabled ? src->clk_cnt_buf[clk] in kbase_hwcnt_dump_buffer_copy_strict()
487 size_t clk; kbase_hwcnt_dump_buffer_accumulate() local
536 size_t clk; kbase_hwcnt_dump_buffer_accumulate_strict() local
[all...]
H A Dmali_kbase_hwcnt_backend_jm.c141 size_t clk; in kbasep_hwcnt_backend_jm_gpu_info_init() local
165 for (clk = 0; clk < BASE_MAX_NR_CLOCKS_REGULATORS; clk++) { in kbasep_hwcnt_backend_jm_gpu_info_init()
166 if (kbdev->pm.clk_rtm.clks[clk] == NULL) in kbasep_hwcnt_backend_jm_gpu_info_init()
169 info->clk_cnt = clk; in kbasep_hwcnt_backend_jm_gpu_info_init()
509 size_t clk; in kbasep_hwcnt_backend_jm_dump_request() local
524 kbase_hwcnt_metadata_for_each_clock(metadata, clk) { in kbasep_hwcnt_backend_jm_dump_request()
526 backend_jm->clk_enable_map, clk)) in kbasep_hwcnt_backend_jm_dump_request()
529 if (clk in kbasep_hwcnt_backend_jm_dump_request()
580 size_t clk; kbasep_hwcnt_backend_jm_dump_get() local
[all...]
/device/soc/rockchip/common/vendor/drivers/gpu/arm/bifrost/
H A Dmali_kbase_hwcnt_types.c387 size_t clk; in kbase_hwcnt_dump_buffer_copy() local
413 kbase_hwcnt_metadata_for_each_clock(metadata, clk) in kbase_hwcnt_dump_buffer_copy()
415 if (kbase_hwcnt_clk_enable_map_enabled(dst_enable_map->clk_enable_map, clk)) { in kbase_hwcnt_dump_buffer_copy()
416 dst->clk_cnt_buf[clk] = src->clk_cnt_buf[clk]; in kbase_hwcnt_dump_buffer_copy()
427 size_t clk; in kbase_hwcnt_dump_buffer_copy_strict() local
448 kbase_hwcnt_metadata_for_each_clock(metadata, clk) in kbase_hwcnt_dump_buffer_copy_strict()
450 bool clk_enabled = kbase_hwcnt_clk_enable_map_enabled(dst_enable_map->clk_enable_map, clk); in kbase_hwcnt_dump_buffer_copy_strict()
452 dst->clk_cnt_buf[clk] = clk_enabled ? src->clk_cnt_buf[clk] in kbase_hwcnt_dump_buffer_copy_strict()
462 size_t clk; kbase_hwcnt_dump_buffer_accumulate() local
505 size_t clk; kbase_hwcnt_dump_buffer_accumulate_strict() local
[all...]
/device/soc/rockchip/common/sdk_linux/include/linux/clk/
H A Drockchip.h10 int rockchip_pll_clk_compensation(struct clk *clk, int ppm);
12 static inline int rockchip_pll_clk_compensation(struct clk *clk, int ppm) in rockchip_pll_clk_compensation() argument
/device/soc/rockchip/rk3588/kernel/include/linux/clk/
H A Drockchip.h10 int rockchip_pll_clk_compensation(struct clk *clk, int ppm);
12 static inline int rockchip_pll_clk_compensation(struct clk *clk, int ppm) in rockchip_pll_clk_compensation() argument
/device/soc/rockchip/common/sdk_linux/drivers/pwm/
H A Dpwm-rockchip.c9 #include <linux/clk.h>
41 struct clk *clk; member
42 struct clk *pclk;
192 ret = clk_enable(pc->clk); in rockchip_pwm_enable()
222 clk_disable(pc->clk); in rockchip_pwm_enable()
370 pc->clk = devm_clk_get(&pdev->dev, "pwm"); in rockchip_pwm_probe()
371 if (IS_ERR(pc->clk)) { in rockchip_pwm_probe()
372 pc->clk = devm_clk_get(&pdev->dev, NULL); in rockchip_pwm_probe()
373 if (IS_ERR(pc->clk)) { in rockchip_pwm_probe()
[all...]
/device/board/hihope/dayu210/audio_drivers/dai/include/
H A Drk3588_dai_linux.h153 struct clk *hclk;
154 struct clk *mclk_tx;
155 struct clk *mclk_rx;
157 struct clk *mclk_tx_src;
159 struct clk *mclk_rx_src;
168 struct clk *mclk_root0;
169 struct clk *mclk_root1;
/device/soc/rockchip/rk3588/kernel/drivers/clk/rockchip/
H A Dclk-dclk-divider.c9 #include <linux/clk.h>
10 #include <linux/clk-provider.h>
11 #include "clk.h"
91 struct clk *rockchip_clk_register_dclk_branch(const char *name, in rockchip_clk_register_dclk_branch()
106 struct clk *clk; in rockchip_clk_register_dclk_branch() local
156 clk = clk_register_composite(NULL, name, parent_names, num_parents, in rockchip_clk_register_dclk_branch()
162 return clk; in rockchip_clk_register_dclk_branch()
/device/soc/rockchip/common/vendor/drivers/video/rockchip/rga2/
H A DRGA2_API.h41 struct clk *aclk_rga2;
42 struct clk *hclk_rga2;
43 struct clk *pd_rga2;
44 struct clk *clk_rga2;
/device/soc/rockchip/common/sdk_linux/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_clk.c6 #include <linux/clk-provider.h>
72 * We only use this clk driver calculate the div
262 static struct clk *vop2_clk_register(struct vop2 *vop2, struct vop2_clk_branch *branch) in vop2_clk_register()
266 struct clk *clk; in vop2_clk_register() local
292 clk = devm_clk_register(vop2->dev, &vop2_clk->hw); in vop2_clk_register()
293 if (!IS_ERR(clk)) { in vop2_clk_register()
299 return clk; in vop2_clk_register()
307 struct vop2_clk *clk, *n; in vop2_clk_init() local
315 list_for_each_entry_safe(clk, in vop2_clk_init()
[all...]
H A Dcdn-dp-core.h84 struct clk *core_clk;
85 struct clk *pclk;
86 struct clk *spdif_clk;
87 struct clk *grf_clk;
/device/soc/rockchip/rk3588/kernel/drivers/gpu/drm/rockchip/
H A Drockchip_vop2_clk.c6 #include <linux/clk-provider.h>
83 * We only use this clk driver calculate the div
279 static struct clk *vop2_clk_register(struct vop2 *vop2, struct vop2_clk_branch *branch) in vop2_clk_register()
283 struct clk *clk; in vop2_clk_register() local
308 clk = devm_clk_register(vop2->dev, &vop2_clk->hw); in vop2_clk_register()
309 if (!IS_ERR(clk)) in vop2_clk_register()
314 return clk; in vop2_clk_register()
322 struct vop2_clk *clk, *n; in vop2_clk_init() local
329 list_for_each_entry_safe(clk, in vop2_clk_init()
[all...]
/device/soc/rockchip/common/vendor/drivers/devfreq/
H A Drockchip_bus.c8 #include <linux/clk.h>
37 struct clk *clk; member
149 bus->clk = devm_clk_get(dev, "bus"); in rockchip_bus_power_control_init()
150 if (IS_ERR(bus->clk)) { in rockchip_bus_power_control_init()
152 return PTR_ERR(bus->clk); in rockchip_bus_power_control_init()
244 init_rate = clk_get_rate(bus->clk); in rockchip_bus_clkfreq()
251 ret = clk_notifier_register(bus->clk, &bus->clk_nb); in rockchip_bus_clkfreq()
269 ret = clk_set_rate(bus->clk, target_rate); in rockchip_bus_cpufreq_target()
309 ret = clk_set_rate(bus->clk, target_rat in rockchip_bus_cpufreq_target()
[all...]
/device/soc/rockchip/rk3588/kernel/drivers/devfreq/
H A Drockchip_bus.c8 #include <linux/clk.h>
39 struct clk *clk; member
155 bus->clk = devm_clk_get(dev, "bus"); in rockchip_bus_power_control_init()
156 if (IS_ERR(bus->clk)) { in rockchip_bus_power_control_init()
158 return PTR_ERR(bus->clk); in rockchip_bus_power_control_init()
254 init_rate = clk_get_rate(bus->clk); in rockchip_bus_clkfreq()
260 ret = clk_notifier_register(bus->clk, &bus->clk_nb); in rockchip_bus_clkfreq()
279 ret = clk_set_rate(bus->clk, target_rate); in rockchip_bus_cpufreq_target()
322 ret = clk_set_rate(bus->clk, target_rat in rockchip_bus_cpufreq_target()
[all...]
/device/board/hihope/rk3568/audio_drivers/dai/include/
H A Drk3568_dai_linux.h211 struct clk *hclk;
212 struct clk *mclk_tx;
213 struct clk *mclk_rx;
215 struct clk *mclk_tx_src;
217 struct clk *mclk_rx_src;
226 struct clk *mclk_root0;
227 struct clk *mclk_root1;

Completed in 14 milliseconds

12345678910>>...12