Home
last modified time | relevance | path

Searched refs:avail (Results 1 - 25 of 25) sorted by relevance

/device/soc/rockchip/common/vendor/drivers/gpu/arm/mali400/mali/linux/
H A Dmali_osk_bitmap.c45 --bitmap->avail; in _mali_osk_bitmap_alloc()
91 bitmap->avail -= cnt; in _mali_osk_bitmap_alloc_range()
103 return bitmap->avail; in _mali_osk_bitmap_avail()
114 bitmap->avail += cnt; in _mali_osk_bitmap_free_range()
126 bitmap->avail = num - reserve; in _mali_osk_bitmap_init()
/device/soc/rockchip/common/kernel/drivers/gpu/arm/mali400/mali/linux/
H A Dmali_osk_bitmap.c42 --bitmap->avail; in _mali_osk_bitmap_alloc()
90 bitmap->avail -= cnt; in _mali_osk_bitmap_alloc_range()
102 return bitmap->avail; in _mali_osk_bitmap_avail()
113 bitmap->avail += cnt; in _mali_osk_bitmap_free_range()
125 bitmap->avail = num - reserve; in _mali_osk_bitmap_init()
/device/qemu/riscv32_virt/liteos_m/board/driver/
H A Dvirtnet.c109 * | desc: 16B align | avail: 2B align | used: 4B align || desc | avail | used || 4B align |
233 nic->dev.vq[0].avail->ring[nic->dev.vq[0].avail->index % nic->dev.vq[0].qsz] = pc->id; in ReleaseRxEntry()
235 nic->dev.vq[0].avail->index++; in ReleaseRxEntry()
263 q->avail->ring[i] = i; in ConfigRxBuffer()
381 trans->avail->ring[trans->avail->index % trans->qsz] = head; in LowLevelOutput()
383 trans->avail->index++; in LowLevelOutput()
426 q->avail in VirtnetRxHandle()
[all...]
H A Dvirtinput.c122 q->avail->ring[i] = i; in PopulateEventQ()
125 in->dev.vq[0].avail->index += in->dev.vq[0].qsz; in PopulateEventQ()
161 q->avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtinHandleEv()
171 q->avail->ring[(q->avail->index + add++) % q->qsz] = idx; in VirtinHandleEv()
175 q->avail->index += add; in VirtinHandleEv()
176 q->avail->flag = 0; in VirtinHandleEv()
H A Dvirtgpu.c185 q->avail->ring[q->avail->index % q->qsz] = 0; in NotifyAndWaitResponse()
187 q->avail->index++; in NotifyAndWaitResponse()
253 if (abs(q->avail->index - (volatile uint16_t)q->used->index) >= VIRTQ_CONTROL_QSZ) { in RequestNoResponse()
262 q->avail->ring[q->avail->index % q->qsz] = head; in RequestNoResponse()
264 q->avail->index++; in RequestNoResponse()
551 gpu->dev.vq[i].avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtgpuInitDev()
H A Dvirtmmio.c164 WriteQueueAddr(u32_to_u64(q->avail), dev, VIRTMMIO_REG_QUEUEDRIVERLOW); in CompleteConfigQueue()
177 q->avail = (struct VirtqAvail *)base; in CalculateQueueAddr()
H A Dvirtmmio.h128 struct VirtqAvail *avail; member
/device/qemu/drivers/virtio/
H A Dvirtnet.c68 * | desc: 16B align | avail: 2B align | used: 4B align || desc | avail | used |
187 q->avail->ring[i] = i; in PopulateRxBuffer()
252 trans->avail->ring[trans->avail->index % trans->qsz] = head; in LowLevelOutput()
254 trans->avail->index++; in LowLevelOutput()
290 q->avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtnetRxHandle()
293 q->avail->flag = 0; in VirtnetRxHandle()
299 q->avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtnetRxHandle()
314 q->avail in VirtnetRxHandle()
[all...]
H A Dvirtinput.c120 q->avail->ring[i] = i; in PopulateEventQ()
123 in->dev.vq[0].avail->index += in->dev.vq[0].qsz; in PopulateEventQ()
149 q->avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtinHandleEv()
158 q->avail->ring[(q->avail->index + add++) % q->qsz] = idx; in VirtinHandleEv()
162 q->avail->index += add; in VirtinHandleEv()
163 q->avail->flag = 0; in VirtinHandleEv()
H A Dvirtgpu.c184 q->avail->ring[q->avail->index % q->qsz] = 0; in NotifyAndWaitResponse()
186 q->avail->index++; in NotifyAndWaitResponse()
252 if (abs(q->avail->index - (volatile uint16_t)q->used->index) >= VIRTQ_CONTROL_QSZ) { in RequestNoResponse()
261 q->avail->ring[q->avail->index % q->qsz] = head; in RequestNoResponse()
263 q->avail->index++; in RequestNoResponse()
542 gpu->dev.vq[i].avail->flag = VIRTQ_AVAIL_F_NO_INTERRUPT; in VirtgpuInitDev()
H A Dvirtrng.c73 q->avail->ring[q->avail->index % q->qsz] = 0; in VirtrngIO()
75 q->avail->index++; in VirtrngIO()
H A Dvirtmmio.c156 WriteQueueAddr((uint64_t)q->avail, dev, VIRTMMIO_REG_QUEUEDRIVERLOW); in CompleteConfigQueue()
169 q->avail = (struct VirtqAvail *)base; in CalculateQueueAddr()
H A Dvirtblock.c158 q->avail->ring[q->avail->index % q->qsz] = 0; in VirtblkIO()
160 q->avail->index++; in VirtblkIO()
H A Dvirtmmio.h117 struct VirtqAvail *avail; member
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/
H A Dhnd_pktpool.c282 pktp->avail++; in pktpool_init()
290 pktp->n_pkts = pktp->avail; in pktpool_init()
335 pktp->avail -= freed; in pktpool_deinit()
336 ASSERT(pktp->avail == 0); in pktpool_deinit()
416 if (pktp->avail < free_cnt) { in pktpool_reclaim()
417 free_cnt = pktp->avail; in pktpool_reclaim()
459 pktp->avail -= freed; in pktpool_reclaim()
511 pktp->avail -= freed; in pktpool_empty()
512 ASSERT(pktp->avail == 0); in pktpool_empty()
530 if (pktp->avail in pktpool_deq()
997 int avail; pktpool_avail_notify() local
[all...]
H A Dlinux_osl_priv.h167 bool avail; member
H A Dbcmutils.c1078 bool avail[0]; member
1135 id16_map_dbg->avail[idx] = TRUE; in id16_map_init()
1212 id16_map_dbg->avail[idx] = TRUE; in id16_map_clear()
1248 ASSERT(id16_map_dbg->avail[val16 - id16_map->start] == TRUE); in id16_map_alloc()
1249 id16_map_dbg->avail[val16 - id16_map->start] = FALSE; in id16_map_alloc()
1272 ASSERT(id16_map_dbg->avail[val16 - id16_map->start] == FALSE); in id16_map_free()
1273 id16_map_dbg->avail[val16 - id16_map->start] = TRUE; in id16_map_free()
1314 if (((id16_map_dbg_t *)(id16_map->dbg))->avail[val16] != TRUE) { in id16_map_audit()
1325 uint16 avail = 0; /* Audit available ids counts */ in id16_map_audit() local
1327 if (((id16_map_dbg_t *)(id16_map->dbg))->avail[idx1 in id16_map_audit()
[all...]
H A Dwl_cfgnan.c951 wl_avail_t *avail = NULL; in wl_cfgnan_set_nan_avail() local
964 /* Do not disturb avail if dam is supported */ in wl_cfgnan_set_nan_avail()
966 WL_DBG(("DAM is supported, avail modification not allowed\n")); in wl_cfgnan_set_nan_avail()
998 sizeof(*avail), &subcmd_len); in wl_cfgnan_set_nan_avail()
1003 avail = (wl_avail_t *)sub_cmd->data; in wl_cfgnan_set_nan_avail()
1006 avail->flags = avail_type; in wl_cfgnan_set_nan_avail()
1008 ret = memcpy_s(&avail->addr, ETHER_ADDR_LEN, in wl_cfgnan_set_nan_avail()
1025 WL_TRACE(("Read wl nan avail status\n")); in wl_cfgnan_set_nan_avail()
1031 WL_ERR(("\n Get nan avail failed ret %d, status %d \n", ret, status)); in wl_cfgnan_set_nan_avail()
1042 avail in wl_cfgnan_set_nan_avail()
[all...]
H A Dlinux_osl.c1841 osh->sec_cma_coherent[i].avail = TRUE; in osl_sec_dma_init_consistent()
1863 if (osh->sec_cma_coherent[i].avail == TRUE) { in osl_sec_dma_alloc_consistent()
1866 osh->sec_cma_coherent[i].avail = FALSE; in osl_sec_dma_alloc_consistent()
1886 osh->sec_cma_coherent[i].avail = TRUE; in osl_sec_dma_free_consistent()
H A Ddhd_msgbuf.c1650 /* dhd_prot_pkt_free no check, if pktid reserved and no space avail case */
1808 uint32 avail; /* total available items */ member
2068 map->avail = num_items; in dhd_pktid_map_init()
2205 map->avail = map_items; in dhd_pktid_map_reset()
2251 map->avail = map_items; in dhd_pktid_map_reset_ioctl()
2332 uint32 avail; in dhd_pktid_map_avail_cnt() local
2339 avail = map->avail; in dhd_pktid_map_avail_cnt()
2342 return avail; in dhd_pktid_map_avail_cnt()
2366 if ((int)(map->avail) < in dhd_pktid_map_reserve()
[all...]
/device/soc/rockchip/common/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd_wifi6/include/
H A Dhnd_pktpool.h105 uint8 idle; /* avail in pool */
117 uint16 avail; /**< number of packets in pool's free list */ member
175 #define pktpool_tot_pkts(pp) (POOLPTR(pp)->n_pkts) /**< n_pkts = avail + in_use <= max_pkts */
176 #define pktpool_avail(pp) (POOLPTR(pp)->avail)
H A Dp2p.h226 uint8 avail[2]; /* availibility period */ member
/device/soc/rockchip/common/kernel/drivers/gpu/arm/mali400/mali/common/
H A Dmali_osk_types.h461 u32 avail; member
/device/soc/rockchip/common/vendor/drivers/gpu/arm/mali400/mali/common/
H A Dmali_osk_types.h441 u32 avail; member
/device/soc/hisilicon/hi3861v100/sdk_liteos/third_party/lwip_sack/include/lwip/
H A Dstats.h126 mem_size_t avail; member

Completed in 42 milliseconds