Home
last modified time | relevance | path

Searched refs:W_CTL_UART_MAC80M_CLKEN_REG (Results 1 - 5 of 5) sorted by relevance

/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/tsensor/
H A Dhi_tsensor_pm.c67 g_lp_regs_save.clk_en = hi_reg_read_val16(W_CTL_UART_MAC80M_CLKEN_REG); in hi_tsensor_lp_save()
88 hi_reg_setbit(W_CTL_UART_MAC80M_CLKEN_REG, TSENSOR_CLK_GATE_BIT); in hi_tsensor_lp_restore()
90 hi_reg_clrbit(W_CTL_UART_MAC80M_CLKEN_REG, TSENSOR_CLK_GATE_BIT); in hi_tsensor_lp_restore()
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/uart/
H A Dhi_uart.c248 hi_reg_read16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); in hi_uart_init()
250 hi_reg_write16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); /* enable uart2 clk */ in hi_uart_init()
396 hi_reg_read16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); in hi_uart_deinit()
398 hi_reg_write16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); /* disable uart2 clk */ in hi_uart_deinit()
467 hi_reg_read16(W_CTL_UART_MAC80M_CLKEN_REG, temp); in hi_uart_lp_restore()
469 hi_reg_write16(W_CTL_UART_MAC80M_CLKEN_REG, temp); /* enable uart2 clk */ in hi_uart_lp_restore()
/device/soc/hisilicon/hi3861v100/sdk_liteos/app/demo/src/
H A Dapp_main.c196 hi_reg_read16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); in peripheral_close_clken()
202 hi_reg_write16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); /* disable uart_mac80m clk gate */ in peripheral_close_clken()
/device/soc/hisilicon/hi3861v100/sdk_liteos/app/wifiiot_app/src/
H A Dapp_main.c181 hi_reg_read16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); in peripheral_close_clken()
187 hi_reg_write16(W_CTL_UART_MAC80M_CLKEN_REG, reg_val); /* disable uart_mac80m clk gate */ in peripheral_close_clken()
/device/soc/hisilicon/hi3861v100/sdk_liteos/include/
H A Dhi3861_platform_base.h77 #define W_CTL_UART_MAC80M_CLKEN_REG (W_CTL_BASE_ADDR + 0x40) macro

Completed in 4 milliseconds