Home
last modified time | relevance | path

Searched refs:UART_MIS (Results 1 - 10 of 10) sorted by relevance

/device/qemu/arm_virt/liteos_a_mini/board/amba_pl011/
H A Damba_pl011.h54 #define UART_MIS 0x40 /* mask interrupt state register */ macro
/device/qemu/arm_virt/liteos_a/board/amba_pl011/
H A Damba_pl011.h54 #define UART_MIS 0x40 /* mask interrupt state register */ macro
/device/soc/hisilicon/hi3861v100/sdk_liteos/boot/loaderboot/fixed/include/
H A Dserial_dw.h33 #define UART_MIS 0x40 macro
/device/soc/hisilicon/hi3861v100/sdk_liteos/platform/drivers/uart/
H A Dserial_dw.h84 #define UART_MIS 0x40 macro
H A Duart_drv.c513 status = hi_reg_read_val32(udd->phys_base + UART_MIS); in uart_drv_irq()
/device/soc/hisilicon/common/platform/uart/
H A Duart_pl011.h47 #define UART_MIS 0x40 /* mask interrupt state register */ macro
H A Duart_pl011.c45 status = OSAL_READW(port->physBase + UART_MIS); in Pl011Irq()
H A Duart_hi35xx.c48 {"UART_MIS", PLATFORM_DUMPER_REGISTERL, (void *)(port->physBase + UART_MIS)}, in UartDumperDump()
/device/qemu/drivers/uart/
H A Duart_pl011.h47 #define UART_MIS 0x40 /* mask interrupt state register */ macro
H A Duart_pl011.c46 status = OSAL_READW(port->physBase + UART_MIS); in Pl011Irq()

Completed in 6 milliseconds