Home
last modified time | relevance | path

Searched refs:SCLK_TIMER5 (Results 1 - 14 of 14) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3128-cru.h36 #define SCLK_TIMER5 90 macro
H A Drk3188-cru-common.h45 #define SCLK_TIMER5 89 macro
H A Drk1808-cru.h93 #define SCLK_TIMER5 92 macro
H A Dpx30-cru.h45 #define SCLK_TIMER5 43 macro
H A Drk3288-cru.h45 #define SCLK_TIMER5 90 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h93 #define SCLK_TIMER5 92 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3128.c261 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", CLK_IS_CRITICAL, RK2928_CLKGATE_CON(10), 8, GFLAGS),
H A Dclk-rk3188.c585 GATE(SCLK_TIMER5, "timer5", "xin24m", 0, RK2928_CLKGATE_CON(3), 8, GFLAGS),
H A Dclk-rk3328.c357 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, RK3328_CLKGATE_CON(8), 10, GFLAGS),
H A Dclk-rk3228.c297 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
H A Dclk-rk3308.c336 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, RK3308_CLKGATE_CON(3), 15, GFLAGS),
H A Dclk-rk3288.c301 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, RK3288_CLKGATE_CON(1), 5, GFLAGS),
H A Dclk-px30.c536 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, PX30_CLKGATE_CON(13), 5, GFLAGS),
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c699 GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0, RK1808_CLKGATE_CON(14), 13, GFLAGS),

Completed in 18 milliseconds