Home
last modified time | relevance | path

Searched refs:SCLK_TIMER3 (Results 1 - 16 of 16) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk3036-cru.h31 #define SCLK_TIMER3 88 macro
H A Drk3128-cru.h34 #define SCLK_TIMER3 88 macro
H A Drk3188-cru-common.h43 #define SCLK_TIMER3 87 macro
H A Drk1808-cru.h91 #define SCLK_TIMER3 90 macro
H A Dpx30-cru.h43 #define SCLK_TIMER3 41 macro
H A Drk3288-cru.h43 #define SCLK_TIMER3 88 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h91 #define SCLK_TIMER3 90 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3036.c218 COMPOSITE_NODIV(SCLK_TIMER3, "sclk_timer3", mux_timer_p, CLK_IGNORE_UNUSED, RK2928_CLKSEL_CON(2), 7, 1, MFLAGS,
H A Dclk-rk3128.c259 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK2928_CLKGATE_CON(10), 6, GFLAGS),
H A Dclk-rk3188.c583 GATE(SCLK_TIMER3, "timer3", "xin24m", 0, RK2928_CLKGATE_CON(1), 2, GFLAGS),
H A Dclk-rk3328.c355 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK3328_CLKGATE_CON(8), 8, GFLAGS),
H A Dclk-rk3228.c295 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK2928_CLKGATE_CON(6), 8, GFLAGS),
H A Dclk-rk3308.c334 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK3308_CLKGATE_CON(3), 13, GFLAGS),
H A Dclk-rk3288.c299 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK3288_CLKGATE_CON(1), 3, GFLAGS),
H A Dclk-px30.c534 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, PX30_CLKGATE_CON(13), 3, GFLAGS),
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c697 GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0, RK1808_CLKGATE_CON(14), 11, GFLAGS),

Completed in 36 milliseconds