Searched refs:SCLK_SDIO_DIV50 (Results 1 - 6 of 6) sorted by relevance
| /device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/ |
| H A D | rk1808-cru.h | 37 #define SCLK_SDIO_DIV50 36 macro
|
| H A D | px30-cru.h | 83 #define SCLK_SDIO_DIV50 81 macro
|
| /device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/ |
| H A D | rk1808-cru.h | 37 #define SCLK_SDIO_DIV50 36 macro
|
| /device/soc/rockchip/common/vendor/drivers/clk/ |
| H A D | clk-rk1808.c | 467 COMPOSITE_DIV_OFFSET(SCLK_SDIO_DIV50, "clk_sdio_div50", mux_gpll_cpll_npll_24m_p, CLK_IGNORE_UNUSED,
|
| /device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/ |
| H A D | clk-rk3308.c | 390 COMPOSITE(SCLK_SDIO_DIV50, "clk_sdio_div50", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED,
|
| H A D | clk-px30.c | 355 COMPOSITE_DIV_OFFSET(SCLK_SDIO_DIV50, "clk_sdio_div50", mux_gpll_cpll_npll_xin24m_p, 0, PX30_CLKSEL_CON(18), 14, 2,
|
Completed in 9 milliseconds