Searched refs:SCLK_PWM0 (Results 1 - 6 of 6) sorted by relevance
/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/ |
H A D | rk1808-cru.h | 85 #define SCLK_PWM0 84 macro
|
H A D | px30-cru.h | 36 #define SCLK_PWM0 34 macro
|
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/ |
H A D | rk1808-cru.h | 85 #define SCLK_PWM0 84 macro
|
/device/soc/rockchip/common/vendor/drivers/clk/ |
H A D | clk-rk1808.c | 687 COMPOSITE(SCLK_PWM0, "clk_pwm0", mux_gpll_xin24m_p, 0, RK1808_CLKSEL_CON(69), 7, 1, MFLAGS, 0, 7, DFLAGS,
|
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/ |
H A D | clk-rk3308.c | 317 COMPOSITE(SCLK_PWM0, "clk_pwm0", mux_dpll_vpll0_xin24m_p, 0, RK3308_CLKSEL_CON(29), 14, 2, MFLAGS, 0, 7, DFLAGS,
|
H A D | clk-px30.c | 522 COMPOSITE(SCLK_PWM0, "clk_pwm0", mux_gpll_xin24m_p, 0, PX30_CLKSEL_CON(52), 7, 1, MFLAGS, 0, 7, DFLAGS,
|
Completed in 10 milliseconds