Home
last modified time | relevance | path

Searched refs:SCLK_PDM (Results 1 - 7 of 7) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk1808-cru.h94 #define SCLK_PDM 93 macro
H A Dpx30-cru.h17 #define SCLK_PDM 15 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h94 #define SCLK_PDM 93 macro
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3328.c349 COMPOSITE(SCLK_PDM, "clk_pdm", mux_cpll_gpll_apll_p, CLK_SET_RATE_NO_REPARENT | CLK_SET_RATE_PARENT,
H A Dclk-rk3308.c485 GATE(SCLK_PDM, "clk_pdm", "clk_pdm_mux", 0, RK3308_CLKGATE_CON(10), 5, GFLAGS),
H A Dclk-px30.c429 GATE(SCLK_PDM, "clk_pdm", "clk_pdm_mux", CLK_SET_RATE_PARENT, PX30_CLKGATE_CON(9), 11, GFLAGS),
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c717 GATE(SCLK_PDM, "clk_pdm", "clk_pdm_mux", 0, RK1808_CLKGATE_CON(17), 11, GFLAGS),

Completed in 10 milliseconds