Home
last modified time | relevance | path

Searched refs:SCLK_EMMC_DIV (Results 1 - 6 of 6) sorted by relevance

/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A Drk1808-cru.h41 #define SCLK_EMMC_DIV 40 macro
H A Dpx30-cru.h84 #define SCLK_EMMC_DIV 82 macro
/device/soc/rockchip/rk3588/kernel/include/dt-bindings/clock/
H A Drk1808-cru.h41 #define SCLK_EMMC_DIV 40 macro
/device/soc/rockchip/common/vendor/drivers/clk/
H A Dclk-rk1808.c476 COMPOSITE(SCLK_EMMC_DIV, "clk_emmc_div", mux_gpll_cpll_npll_24m_p, CLK_IGNORE_UNUSED, RK1808_CLKSEL_CON(24), 14, 2,
/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A Dclk-rk3308.c397 COMPOSITE(SCLK_EMMC_DIV, "clk_emmc_div", mux_dpll_vpll0_vpll1_xin24m_p, CLK_IGNORE_UNUSED, RK3308_CLKSEL_CON(41), 8,
H A Dclk-px30.c360 COMPOSITE(SCLK_EMMC_DIV, "clk_emmc_div", mux_gpll_cpll_npll_xin24m_p, 0, PX30_CLKSEL_CON(20), 14, 2, MFLAGS, 0, 8,

Completed in 14 milliseconds