Home
last modified time | relevance | path

Searched refs:MPP_ALIGN (Results 1 - 11 of 11) sorted by relevance

/device/soc/rockchip/rk3588/hardware/mpp/src/
H A Dmpi_enc_utils.c42 (MPP_ALIGN(cmd->width, 16)); in test_ctx_init()
44 (MPP_ALIGN(cmd->height, 16)); in test_ctx_init()
67 (MPP_ALIGN(p->hor_stride, 64) >> 6) * in test_ctx_init()
68 (MPP_ALIGN(p->ver_stride, 64) >> 6) * 32 : in test_ctx_init()
69 (MPP_ALIGN(p->hor_stride, 64) >> 6) * in test_ctx_init()
70 (MPP_ALIGN(p->ver_stride, 16) >> 4) * 8; in test_ctx_init()
108 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 3 / 2; in test_ctx_init()
117 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN( in test_ctx_init()
[all...]
/device/soc/rockchip/rk3568/hardware/codec/src/
H A Dhdi_mpp_config.c285 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT); in GetStrideByWidth()
289 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_SIXTEEN); in GetStrideByWidth()
295 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT); in GetStrideByWidth()
308 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_TWO; in GetStrideByWidth()
313 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_THREE; in GetStrideByWidth()
322 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_FOUR; in GetStrideByWidth()
343 frameSize = MPP_ALIGN(pBaseComponent->horStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
344 * MPP_ALIGN(pBaseComponent->verStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
360 frameSize = MPP_ALIGN(pBaseComponent->horStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
361 * MPP_ALIGN(pBaseComponen in GetMppFrameBufferSize()
[all...]
/device/soc/rockchip/rk3588/hardware/codec/src/
H A Dhdi_mpp_config.c285 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT); in GetStrideByWidth()
289 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_SIXTEEN); in GetStrideByWidth()
295 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT); in GetStrideByWidth()
308 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_TWO; in GetStrideByWidth()
313 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_THREE; in GetStrideByWidth()
322 stride = MPP_ALIGN(width, MPP_ALIGN_STRIDE_WITH_EIGHT) * MPP_ALIGN_MULTIPLE_WITH_FOUR; in GetStrideByWidth()
343 frameSize = MPP_ALIGN(pBaseComponent->horStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
344 * MPP_ALIGN(pBaseComponent->verStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
360 frameSize = MPP_ALIGN(pBaseComponent->horStride, MPP_ALIGN_STRIDE_WITH_SIXTY_FOUR) in GetMppFrameBufferSize()
361 * MPP_ALIGN(pBaseComponen in GetMppFrameBufferSize()
[all...]
/device/soc/rockchip/rk3568/hardware/mpp/mpp/legacy/
H A Dvpu_api_legacy.cpp126 "prep:hor_stride", MPP_ALIGN(width, 16)); // hor_stride 16 in vpu_api_set_enc_cfg()
133 2 * MPP_ALIGN(width, 16)); // hor_stride 2 * 16 in vpu_api_set_enc_cfg()
139 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "prep:hor_stride", 4 * MPP_ALIGN(width, 16)); // hor_stride 4 * 16 in vpu_api_set_enc_cfg()
145 (*(mRKMppApi.HdiMppEncCfgSetS32))(enc_cfg, "prep:ver_stride", MPP_ALIGN(height, 8)); // height 8 bit in vpu_api_set_enc_cfg()
221 RK_U32 hor_stride = MPP_ALIGN(width, 16); // width 16 in copy_align_raw_buffer_to_dest()
222 RK_U32 ver_stride = MPP_ALIGN(height, 8); // height 8 in copy_align_raw_buffer_to_dest()
661 RK_U32 hor_stride = MPP_ALIGN(width, 16); // (width, 16) in decode()
662 RK_U32 ver_stride = MPP_ALIGN(height, 16); // (height, 16) in decode()
1022 RK_U32 hor_stride = MPP_ALIGN(width, 16); in encode()
1023 RK_U32 ver_stride = MPP_ALIGN(heigh in encode()
[all...]
/device/soc/rockchip/rk3399/hardware/mpp/src/
H A Dmpi_enc_utils.c328 p->hor_stride = MPP_ALIGN(cmd->width, 16); // 16:hor_stride in test_ctx_init()
329 p->ver_stride = MPP_ALIGN(cmd->height, 16); // 16:ver_stride in test_ctx_init()
338 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 3 / 2; in test_ctx_init()
355 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 2; in test_ctx_init()
360 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 4; in test_ctx_init()
/device/soc/rockchip/rk3568/hardware/mpp/src/
H A Dmpi_enc_utils.c329 p->hor_stride = MPP_ALIGN(cmd->width, 16); // 16:hor_stride in test_ctx_init()
330 p->ver_stride = MPP_ALIGN(cmd->height, 16); // 16:ver_stride in test_ctx_init()
338 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 3 / 2; in test_ctx_init()
354 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 2; in test_ctx_init()
358 p->frame_size = MPP_ALIGN(p->hor_stride, 64) * MPP_ALIGN(p->ver_stride, 64) * 4; in test_ctx_init()
/device/soc/rockchip/common/hardware/mpp/src/
H A Dmpi_enc_utils.c310 p->hor_stride = MPP_ALIGN(cmd->width, 0x10); // 16:hor_stride in test_ctx_init()
311 p->ver_stride = MPP_ALIGN(cmd->height, 0x10); // 16:ver_stride in test_ctx_init()
319 p->frame_size = MPP_ALIGN(p->hor_stride, 0x40) * MPP_ALIGN(p->ver_stride, 0x40) * 0x3 / 0x2; in test_ctx_init()
334 p->frame_size = MPP_ALIGN(p->hor_stride, 0x40) * MPP_ALIGN(p->ver_stride, 0x40) * 0x2; in test_ctx_init()
338 p->frame_size = MPP_ALIGN(p->hor_stride, 0x40) * MPP_ALIGN(p->ver_stride, 0x40) * 0x4; in test_ctx_init()
/device/soc/rockchip/common/hardware/mpp/include/
H A Dmpp_common.h46 #define MPP_ALIGN(x, a) (((x) + (a)-1) & ~((a)-1)) macro
/device/soc/rockchip/rk3399/hardware/mpp/include/
H A Dmpp_common.h41 #define MPP_ALIGN(x, a) (((x)+(a)-1)&~((a)-1)) macro
/device/soc/rockchip/rk3568/hardware/mpp/include/
H A Dmpp_common.h41 #define MPP_ALIGN(x, a) (((x)+(a)-1)&~((a)-1)) macro
/device/soc/rockchip/rk3588/hardware/mpp/include/
H A Dmpp_common.h42 #define MPP_ALIGN(x, a) (((x)+(a)-1)&~((a)-1)) macro

Completed in 10 milliseconds