Home
last modified time | relevance | path

Searched refs:GLB_RW_IRQ_RAW (Results 1 - 2 of 2) sorted by relevance

/device/soc/hisilicon/common/platform/hieth-sf/include/internal/
H A Dctrl.h80 #define GLB_RW_IRQ_RAW 0x1338 macro
274 #define IsRecvPacket(ld) (HiethRead(ld, GLB_RW_IRQ_RAW) & (UD_BIT_NAME(HIETH_INT_RX_RDY)))
276 #define HwSetRxpkgFinish(ld) HiethWrite(ld, UD_BIT_NAME(HIETH_INT_RX_RDY), GLB_RW_IRQ_RAW)
/device/soc/hisilicon/common/platform/hieth-sf/src/
H A Dctrl.c256 HiethWrite(ld, irqs, GLB_RW_IRQ_RAW); in HiethClearIrqstatus()

Completed in 3 milliseconds