Searched refs:CP15ISB (Results 1 - 2 of 2) sorted by relevance
/device/board/hisilicon/hispark_aries/uboot/secureboot_release/ddr_init/include/ |
H A D | barriers.h | 27 #define CP15ISB asm volatile ("mcr p15, 0, %0, c7, c5, 4" : : "r" (0)) macro 38 #define ISB CP15ISB
|
/device/board/hisilicon/hispark_taurus/uboot/secureboot_release/ddr_init/include/ |
H A D | barriers.h | 27 #define CP15ISB asm volatile ("mcr p15, 0, %0, c7, c5, 4" : : "r" (0)) macro 38 #define ISB CP15ISB
|
Completed in 1 milliseconds