CLK_DIVIDER_POWER_OF_TWO (reference) in projects: device - OpenGrok search results

Repository(s)

Full Search		Search through all text tokens(words,strings,identifiers,numbers) in index.
Definition		Only finds symbol definitions(where e.g a variable(function,...) is defined).
Symbol		Only finds symbol(e.g. methods classes,function,variables).
File Path		Path of the source file(use "/").If you want just exact path,enclose it in "".Source files end with: .jar/.bz2/.a/.h/.java...
History		History log comments.
Type		Type of analyzer used to filter file types include with selected(e.g. just C sources).

Help

Searched refs:CLK_DIVIDER_POWER_OF_TWO (Results 1 - 11 of 11) sorted by relevance

/device/soc/rockchip/common/sdk_linux/drivers/clk/rockchip/
H A D	clk-rk3188.c	277 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(0), 2, GFLAGS), 292 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(2), 2, GFLAGS), 294 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(2), 3, GFLAGS), 483 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO \| CLK_DIVIDER_READ_ONLY), 485 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO \| CLK_DIVIDER_READ_ONLY), 487 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO \| CLK_DIVIDER_READ_ONLY, RK2928_CLKGATE_CON(4), 9, GFLAGS), 563 DIV(0, "pclk_cpu_pre", "aclk_cpu_pre", 0, RK2928_CLKSEL_CON(1), 12, 2, DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 564 DIV(0, "hclk_cpu_pre", "aclk_cpu_pre", 0, RK2928_CLKSEL_CON(1), 8, 2, DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 566 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(4), 9, GFLAGS),
H A D	clk-rk3036.c	`183 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 206 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 209 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO),`
H A D	clk-rk3128.c	`198 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 251 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(2), 3, GFLAGS), 253 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(2), 2, GFLAGS),`
H A D	clk-rk3288.c	`255 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO), 370 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK3288_CLKGATE_CON(2), 3, GFLAGS), 372 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK3288_CLKGATE_CON(2), 2, GFLAGS),`
H A D	clk-rk3368.c	`437 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK3368_CLKGATE_CON(3), 3, GFLAGS), 439 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK3368_CLKGATE_CON(3), 2, GFLAGS),`
H A D	clk-rk3328.c	`249 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK3328_CLKGATE_CON(0), 4, GFLAGS),`
H A D	clk-rv1108.c	`471 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO),`
H A D	clk-rk3228.c	`207 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO, RK2928_CLKGATE_CON(7), 1, GFLAGS),`
H A D	clk-px30.c	`258 DFLAGS \| CLK_DIVIDER_POWER_OF_TWO),`
/device/soc/rockchip/common/sdk_linux/include/dt-bindings/clock/
H A D	rockchip.h	`11 #define CLK_DIVIDER_POWER_OF_TWO BIT(1) macro`
/device/soc/rockchip/common/sdk_linux/include/linux/
H A D	clk-provider.h	`540 * CLK_DIVIDER_POWER_OF_TWO - clock divisor is 2 raised to the value read from 577 #define CLK_DIVIDER_POWER_OF_TWO BIT(1) macro`

Completed in 13 milliseconds