Home
last modified time | relevance | path

Searched refs:Volatile (Results 1 - 9 of 9) sorted by relevance

/arkcompiler/runtime_core/static_core/compiler/tests/
H A Dmemory_coalescing_test.cpp754 // Can reorder Volatile Store (v226) and Normal Load (v227) in SRC_GRAPH()
756 INST(226U, Opcode::StoreStatic).s64().Volatile().Inputs(5U, 225U).TypeId(103U); in SRC_GRAPH()
760 // Can reorder Normal Store (v229) and Volatile Load (v230) in SRC_GRAPH()
762 INST(230U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(107U); in SRC_GRAPH()
783 INST(226U, Opcode::StoreStatic).s64().Volatile().Inputs(5U, 234U).TypeId(103U); in OUT_GRAPH()
786 INST(230U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(107U); in OUT_GRAPH()
820 INST(226U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(103U); in SRC_GRAPH()
826 INST(230U, Opcode::StoreStatic).s64().Inputs(5U).Volatile().Inputs(226U).TypeId(105U); in SRC_GRAPH()
844 INST(226U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(103U); in OUT_GRAPH()
851 INST(230U, Opcode::StoreStatic).s64().Inputs(5U).Volatile() in OUT_GRAPH()
[all...]
H A Dcode_sink_test.cpp417 /// Reordering of Normal Load and subsequent Volatile Load is allowed
431 INST(7U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(103U); in SRC_GRAPH()
459 INST(7U, Opcode::LoadStatic).s64().Inputs(5U).Volatile().TypeId(103U); in TEST_F()
643 INST(6U, Opcode::LoadObject).s64().Volatile().Inputs(2U).TypeId(176U); in TEST_F()
676 INST(7U, Opcode::StoreStatic).ref().Volatile().Inputs(5U, 1U).TypeId(103U); in TEST_F()
H A Dalias_analysis_test.cpp1424 /// Volatile load does not quarantee that the same value would be loaded next time.
1433 INST(11U, Opcode::LoadObject).ref().TypeId(3005U).Volatile().Inputs(0U); in TEST_F()
1434 INST(12U, Opcode::LoadObject).ref().TypeId(3005U).Volatile().Inputs(0U); in TEST_F()
1441 INST(18U, Opcode::LoadStatic).ref().TypeId(5005U).Volatile().Inputs(17U); in TEST_F()
1442 INST(19U, Opcode::LoadStatic).ref().TypeId(5005U).Volatile().Inputs(17U); in TEST_F()
H A Dscheduler_test.cpp545 INST(11U, Opcode::LoadObject).s32().Inputs(10U).TypeId(152U).Volatile(); in TEST_F()
568 INST(11U, Opcode::LoadObject).s32().Inputs(10U).TypeId(152U).Volatile(); in TEST_F()
H A Dredundant_loop_elimination_test.cpp610 INST(9U, Opcode::LoadObject).s32().Inputs(3U).Volatile(volat); in TEST_F()
653 INST(9U, Opcode::StoreObject).s32().Inputs(3U, 2U).Volatile(volat); in TEST_F()
H A Dlse_test.cpp2715 INST(11U, Opcode::LoadObject).s32().Volatile().Inputs(0U).TypeId(138U); in TEST_F()
/arkcompiler/runtime_core/compiler/optimizer/ir/
H A Dir_constructor.h264 IrConstructor &Volatile(bool volat = true) in Volatile() function in panda::compiler::final
/arkcompiler/runtime_core/static_core/bytecode_optimizer/tests/
H A Dreg_acc_alloc_test.cpp705 INST(5U, Opcode::StoreStatic).s32().Inputs(3U, 4U).Volatile(); in TEST_F()
/arkcompiler/runtime_core/static_core/compiler/optimizer/ir/
H A Dir_constructor.h309 IrConstructor &Volatile(bool volat = true) in Volatile() function in ark::compiler::final

Completed in 16 milliseconds