Searched refs:Lsl (Results 1 - 8 of 8) sorted by relevance
| /arkcompiler/ets_runtime/ecmascript/compiler/ |
| H A D | lcr_opcodes.h | 35 V(Lsl, LSL, GateFlags::NONE_FLAG, 0, 0, 2) \
|
| H A D | lcr_circuit_builder.h | 79 return BinaryArithmetic(circuit_->Lsl(), ptrSize, x, y); in IntPtrLSL()
|
| H A D | circuit_builder.h | 89 V(Int16LSL, Lsl, MachineType::I16) \
90 V(Int32LSL, Lsl, MachineType::I32) \
91 V(Int64LSL, Lsl, MachineType::I64) \
|
| /arkcompiler/ets_runtime/ecmascript/compiler/assembler/aarch64/ |
| H A D | assembler_aarch64.h | 322 void Lsl(const Register &rd, const Register &rn, const Register &rm);
|
| H A D | assembler_aarch64.cpp | 730 void AssemblerAarch64::Lsl(const Register &rd, const Register &rn, const Register &rm) in Lsl() function in panda::ecmascript::aarch64::AssemblerAarch64
|
| /arkcompiler/runtime_core/static_core/compiler/optimizer/code_generator/target/aarch32/ |
| H A D | encode.cpp | 1114 GetMasm()->Lsl(VixlReg(tmp), VixlReg(tmp), 1); /* 0xff000000 if Infinity */ in EncodeIsInf()
1124 GetMasm()->Lsl(VixlReg(tmp1), VixlReg(tmp1), 1); /* 0xffe00000 if Infinity */ in EncodeIsInf()
2276 GetMasm()->Lsl(VixlReg(dst), VixlReg(src0), VixlReg(src1)); in EncodeShl()
2289 GetMasm()->Lsl(Convert(Condition::PL), VixlReg(hiReg), VixlReg(src0), VixlReg(tmpReg)); in EncodeShl()
2291 GetMasm()->Lsl(Convert(Condition::MI), VixlReg(dst), VixlReg(src0), VixlReg(src1)); in EncodeShl()
2405 GetMasm()->Lsl(VixlReg(dst), VixlReg(src), VixlImm(immValue)); in EncodeShl()
2418 GetMasm()->Lsl(Convert(Condition::PL), VixlReg(hiReg), VixlReg(src), VixlReg(tmpReg)); in EncodeShl()
2420 GetMasm()->Lsl(Convert(Condition::MI), VixlReg(dst), VixlReg(src), VixlImm(immValue)); in EncodeShl()
|
| /arkcompiler/runtime_core/static_core/compiler/optimizer/code_generator/target/aarch64/ |
| H A D | encode.cpp | 630 GetMasm()->Lsl(tmp, tmp, 1); in EncodeIsInf()
639 GetMasm()->Lsl(tmp, tmp, 1); in EncodeIsInf()
1873 GetMasm()->Lsl(VixlReg(dst), VixlReg(src0), VixlReg(src1)); in EncodeShl()
1971 GetMasm()->Lsl(VixlReg(dst), VixlReg(src), imm.GetAsInt()); in EncodeShl()
|
| /arkcompiler/ets_runtime/ecmascript/compiler/trampoline/aarch64/ |
| H A D | asm_interpreter_call.cpp | 1419 __ Lsl(Register(X17, W), Register(X16, W), Register(X17, W)); // X17 is the mask
|
Completed in 18 milliseconds