Home
last modified time | relevance | path

Searched defs:postdiv (Results 1 - 25 of 42) sorted by relevance

12

/kernel/linux/linux-5.10/drivers/clk/mmp/
H A Dclk-pll.c49 u32 fbdiv, refdiv, postdiv; in mmp_clk_pll_recalc_rate() local
H A Dclk-audio.c119 unsigned int postdiv; in audio_pll_recalc_rate() local
169 unsigned int postdiv; in audio_pll_round_rate() local
197 unsigned int postdiv; audio_pll_set_rate() local
[all...]
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-fhctl.c171 static void __set_postdiv(struct mtk_clk_pll *pll, unsigned int postdiv) in __set_postdiv() argument
181 fhctl_hopping(struct mtk_fh *fh, unsigned int new_dds, unsigned int postdiv) fhctl_hopping() argument
H A Dclk-pllfh.c33 u32 postdiv; in mtk_fhctl_set_rate() local
H A Dclk-pll.c137 void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv, in mtk_pll_calc_values() argument
40 __mtk_pll_recalc_rate(struct mtk_clk_pll *pll, u32 fin, u32 pcw, int postdiv) __mtk_pll_recalc_rate() argument
93 mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw, int postdiv) mtk_pll_set_rate_regs() argument
179 u32 postdiv; mtk_pll_set_rate() local
190 u32 postdiv; mtk_pll_recalc_rate() local
207 int postdiv; mtk_pll_round_rate() local
[all...]
/kernel/linux/linux-6.6/drivers/clk/
H A Dclk-tps68470.c35 unsigned int postdiv; member
H A Dclk-axm5516.c52 unsigned long rate, fbdiv, refdiv, postdiv; in axxia_pllclk_recalc() local
/kernel/linux/linux-6.6/drivers/clk/mmp/
H A Dclk-pll.c49 u32 fbdiv, refdiv, postdiv; in mmp_clk_pll_recalc_rate() local
H A Dclk-audio.c121 unsigned int postdiv; in audio_pll_recalc_rate() local
171 unsigned int postdiv; in audio_pll_round_rate() local
199 unsigned int postdiv; audio_pll_set_rate() local
[all...]
/kernel/linux/linux-5.10/arch/c6x/platforms/
H A Dpll.c267 u32 ctrl, mult = 0, prediv = 0, postdiv = 0; in clk_pllclk_recalc() local
/kernel/linux/linux-5.10/arch/mips/ath79/
H A Dclock.c238 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
356 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; qca953x_clocks_init() local
439 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; qca955x_clocks_init() local
522 u32 pll, out_div, ref_div, nint, hfrac, lfrac, clk_ctrl, postdiv; qca956x_clocks_init() local
[all...]
/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-pll.c159 static void mtk_pll_calc_values(struct mtk_clk_pll *pll, u32 *pcw, u32 *postdiv, in mtk_pll_calc_values() argument
62 __mtk_pll_recalc_rate(struct mtk_clk_pll *pll, u32 fin, u32 pcw, int postdiv) __mtk_pll_recalc_rate() argument
115 mtk_pll_set_rate_regs(struct mtk_clk_pll *pll, u32 pcw, int postdiv) mtk_pll_set_rate_regs() argument
201 u32 postdiv; mtk_pll_set_rate() local
213 u32 postdiv; mtk_pll_recalc_rate() local
230 int postdiv; mtk_pll_round_rate() local
[all...]
/kernel/linux/linux-5.10/drivers/clk/keystone/
H A Dpll.c60 u32 postdiv; member
81 u32 mult = 0, prediv, postdiv, val; in clk_pllclk_recalc() local
[all...]
/kernel/linux/linux-5.10/drivers/clk/imx/
H A Dclk-composite-8m.c50 imx8m_clk_composite_compute_dividers(unsigned long rate, unsigned long parent_rate, int *prediv, int *postdiv) imx8m_clk_composite_compute_dividers() argument
/kernel/linux/linux-6.6/arch/mips/ath79/
H A Dclock.c238 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
356 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; qca953x_clocks_init() local
439 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; qca955x_clocks_init() local
522 u32 pll, out_div, ref_div, nint, hfrac, lfrac, clk_ctrl, postdiv; qca956x_clocks_init() local
[all...]
/kernel/linux/linux-6.6/drivers/clk/imx/
H A Dclk-composite-8m.c50 imx8m_clk_composite_compute_dividers(unsigned long rate, unsigned long parent_rate, int *prediv, int *postdiv) imx8m_clk_composite_compute_dividers() argument
/kernel/linux/linux-6.6/drivers/clk/keystone/
H A Dpll.c60 u32 postdiv; member
81 u32 mult = 0, prediv, postdiv, val; in clk_pllclk_recalc() local
[all...]
/kernel/linux/linux-6.6/drivers/clk/visconti/
H A Dpll.c59 u32 postdiv, val; in visconti_pll_get_params() local
/kernel/linux/linux-5.10/drivers/clk/
H A Dclk-axm5516.c52 unsigned long rate, fbdiv, refdiv, postdiv; in axxia_pllclk_recalc() local
/kernel/linux/linux-5.10/arch/arm/mach-davinci/
H A Dda850.c361 unsigned int postdiv; member
/kernel/linux/linux-5.10/arch/mips/ar7/
H A Dclock.c72 u32 postdiv; member
115 static void calculate(int base, int target, int *prediv, int *postdiv, in calculate() argument
98 approximate(int base, int target, int *prediv, int *postdiv, int *mul) approximate() argument
167 int postdiv = (ctrl & POSTDIV_MASK) + 1; tnetd7300_get_clock() local
208 int prediv, postdiv, mul; tnetd7300_set_clock() local
261 tnetd7200_set_clock(int base, struct tnetd7200_clock *clock, int prediv, int postdiv, int postdiv2, int mul, u32 frequency) tnetd7200_set_clock() argument
[all...]
/kernel/linux/linux-6.6/arch/mips/ar7/
H A Dclock.c74 u32 postdiv; member
117 static void calculate(int base, int target, int *prediv, int *postdiv, in calculate() argument
100 approximate(int base, int target, int *prediv, int *postdiv, int *mul) approximate() argument
169 int postdiv = (ctrl & POSTDIV_MASK) + 1; tnetd7300_get_clock() local
210 int prediv, postdiv, mul; tnetd7300_set_clock() local
271 tnetd7200_set_clock(int base, struct tnetd7200_clock *clock, int prediv, int postdiv, int postdiv2, int mul, u32 frequency) tnetd7200_set_clock() argument
[all...]
/kernel/linux/linux-6.6/drivers/clk/microchip/
H A Dclk-mpfs.c102 u32 mult, ref_div, postdiv; in mpfs_clk_msspll_recalc_rate() local
139 u32 mult, ref_div, postdiv; in mpfs_clk_msspll_set_rate() local
/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/
H A Dlontium-lt9611.c193 static void lt9611_pcr_setup(struct lt9611 *lt9611, const struct drm_display_mode *mode, unsigned int postdiv) in lt9611_pcr_setup() argument
245 static int lt9611_pll_setup(struct lt9611 *lt9611, const struct drm_display_mode *mode, unsigned int *postdiv) in lt9611_pll_setup() argument
916 unsigned int postdiv; in lt9611_bridge_mode_set() local
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-pll.c900 u64 rate64 = prate, postdiv; in rockchip_rk3588_pll_recalc_rate() local

Completed in 21 milliseconds

12