| /third_party/vixl/src/aarch64/ |
| H A D | logic-aarch64.cc | 1039 LogicVRegister Simulator::orr(VectorFormat vform, in orr() function in vixl::aarch64::Simulator
|
| H A D | assembler-aarch64.cc | 615 void Assembler::orr(const Register& rd, in orr() function in vixl::aarch64::Assembler
|
| H A D | assembler-sve-aarch64.cc | 122 void Assembler::orr(const ZRegister& zd, const ZRegister& zn, uint64_t imm) { in orr() function in vixl::aarch64::Assembler
157 void Assembler::orr(const ZRegister& zd, in orr() function in vixl::aarch64::Assembler
2414 void Assembler::orr(const ZRegister& zd, in orr() function in vixl::aarch64::Assembler
6221 void Assembler::orr(const PRegisterWithLaneSize& pd, in orr() function in vixl::aarch64::Assembler
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-logic-arm64.cc | 1001 LogicVRegister Simulator::orr(VectorFormat vform, LogicVRegister dst, in orr() function in v8::internal::Simulator
2051 LogicVRegister Simulator::orr(VectorFormat vform, LogicVRegister dst, in orr() function in v8::internal::Simulator
|
| /third_party/node/deps/v8/src/codegen/arm64/ |
| H A D | assembler-arm64.cc | 933 void Assembler::orr(const Register& rd, const Register& rn, in orr() function in v8::internal::Assembler
3194 void Assembler::orr(const VRegister& vd, const int imm8, const int left_shift) { in orr() function in v8::internal::Assembler
|
| /third_party/node/deps/v8/src/codegen/arm/ |
| H A D | assembler-arm.cc | 1626 void Assembler::orr(Register dst, Register src1, const Operand& src2, SBit s, in orr() function in v8::internal::Assembler
1631 void Assembler::orr(Register dst, Register src1, Register src2, SBit s, in orr() function in v8::internal::Assembler
[all...] |
| /third_party/skia/tests/ |
| H A D | PathTest.cpp | 5072 SkRRect orr; in DEF_TEST() local
|
| /third_party/vixl/src/aarch32/ |
| H A D | assembler-aarch32.cc | 7788 void Assembler::orr(Condition cond, in orr() function in vixl::aarch32::Assembler
|
| H A D | assembler-aarch32.h | 2742 void orr(Register rd, Register rn, const Operand& operand) { in orr() function in vixl::aarch32::Assembler
2745 void orr(Condition cond, Register rd, Register rn, const Operand& operand) { in orr() function in vixl::aarch32::Assembler
2748 void orr(EncodingSize size, in orr() function in vixl::aarch32::Assembler
|
| H A D | disasm-aarch32.cc | 2025 void Disassembler::orr(Condition cond, in orr() function in vixl::aarch32::Disassembler
[all...] |