| /third_party/json/tests/src/ |
| H A D | unit-json_patch.cpp | 29 json op3 = R"({ "value": "foo", "path": "/a/b/c", "op": "add" })"_json; variable
|
| /third_party/mesa3d/src/gallium/drivers/r600/sfn/ |
| H A D | sfn_nir_lower_tess_io.cpp | 104 r600_umad_24(nir_builder *b, nir_ssa_def *op1, nir_ssa_def *op2, nir_ssa_def *op3) in r600_umad_24() argument
|
| /third_party/cmsis/CMSIS/Core/Include/a-profile/ |
| H A D | cmsis_gcc_a.h | 735 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| H A D | cmsis_clang_a.h | 712 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| H A D | cmsis_armclang_a.h | 502 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| /third_party/mesa3d/src/compiler/glsl/ |
| H A D | ir.cpp | 186 ir_expression(int op, const struct glsl_type *type, ir_rvalue *op0, ir_rvalue *op1, ir_rvalue *op2, ir_rvalue *op3) ir_expression() argument
|
| /third_party/node/deps/v8/src/diagnostics/arm/ |
| H A D | disasm-arm.cc | 1906 int op3 = instr->Bit(6); in DecodeFloatingPointDataProcessing() local
2240 int op3 = instr->Bit(6); in DecodeAdvancedSIMDTwoOrThreeRegisters() local
|
| /third_party/skia/third_party/externals/spirv-tools/source/opt/ |
| H A D | amd_ext_to_khr.cpp | 77 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMinMax() local
114 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMid() local
|
| /third_party/skia/third_party/externals/swiftshader/third_party/SPIRV-Tools/source/opt/ |
| H A D | amd_ext_to_khr.cpp | 77 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMinMax() local
114 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMid() local
|
| /third_party/spirv-tools/source/opt/ |
| H A D | amd_ext_to_khr.cpp | 76 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMinMax() local
113 uint32_t op3 = inst->GetSingleWordInOperand(4); in ReplaceTrinaryMid() local
|
| /third_party/cmsis/CMSIS/Core/Include/m-profile/ |
| H A D | cmsis_gcc_m.h | 1674 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| H A D | cmsis_armclang_m.h | 1452 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| H A D | cmsis_clang_m.h | 1453 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| H A D | cmsis_tiarmclang_m.h | 1439 __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) in __SMMLA() argument
|
| /third_party/libdrm/freedreno/kgsl/ |
| H A D | msm_kgsl.h | 383 unsigned int op3; member
|
| /third_party/vk-gl-cts/external/vulkancts/modules/vulkan/spirv_assembly/ |
| H A D | vktSpvAsmTrinaryMinMaxTests.cpp | 127 T min3(T op1, T op2, T op3) in min3() argument
133 T max3(T op1, T op2, T op3) in max3() argument
139 T mid3(T op1, T op2, T op3) in mid3() argument
358 char* op3 = inputByte + m_operandSize * 2u; in calculateResult() local
[all...] |
| /third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/spirv_assembly/ |
| H A D | vktSpvAsmTrinaryMinMaxTests.cpp | 127 T min3(T op1, T op2, T op3) in min3() argument
133 T max3(T op1, T op2, T op3) in max3() argument
139 T mid3(T op1, T op2, T op3) in mid3() argument
358 char* op3 = inputByte + m_operandSize * 2u; in calculateResult() local
[all...] |
| /third_party/mesa3d/src/nouveau/codegen/ |
| H A D | nv50_ir_peephole.cpp | 2640 Value *op3[2] = { NULL, NULL }; in split64MulMad() local
|
| /third_party/glslang/SPIRV/ |
| H A D | SpvBuilder.cpp | 2687 Id Builder::createTriOp(Op opCode, Id typeId, Id op1, Id op2, Id op3) in createTriOp() argument
|
| /third_party/node/deps/v8/src/execution/arm64/ |
| H A D | simulator-arm64.h | 2495 T FPProcessNaNs3(T op1, T op2, T op3) { in FPProcessNaNs3() argument
|
| /third_party/mesa3d/src/freedreno/vulkan/ |
| H A D | msm_kgsl.h | 685 unsigned int op3; member
|
| /third_party/node/deps/v8/src/execution/arm/ |
| H A D | simulator-arm.cc | 4377 int op3 = instr->Bit(6); in DecodeAdvancedSIMDTwoOrThreeRegisters() local
|
| /third_party/backends/backend/ |
| H A D | hp3900_rts8822.c | 12472 SANE_Int op1, op2, op3; in Calib_AdcOffsetRT() local
|
| /third_party/mesa3d/src/microsoft/compiler/ |
| H A D | nir_to_dxil.c | 580 emit_quaternary_call(struct ntd_context *ctx, enum overload_type overload, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1, const struct dxil_value *op2, const struct dxil_value *op3) emit_quaternary_call() argument
|