/third_party/mesa3d/src/compiler/glsl/ |
H A D | lower_packing_builtins.cpp | 73 ir_rvalue *op0 = expr->operands[0]; in handle_rvalue() local [all...] |
H A D | ir_constant_expression.cpp | 45 dot_f(ir_constant *op0, ir_constant *op1) in dot_f() argument 57 dot_d(ir_constant *op0, ir_constant *op1) in dot_d() argument
|
H A D | ir.cpp | 210 ir_expression::ir_expression(int op, ir_rvalue *op0) in ir_expression() argument 186 ir_expression(int op, const struct glsl_type *type, ir_rvalue *op0, ir_rvalue *op1, ir_rvalue *op2, ir_rvalue *op3) ir_expression() argument 458 ir_expression(int op, ir_rvalue *op0, ir_rvalue *op1) ir_expression() argument 594 ir_expression(int op, ir_rvalue *op0, ir_rvalue *op1, ir_rvalue *op2) ir_expression() argument [all...] |
H A D | lower_instructions.cpp | 656 ir_rvalue *op0 = ir->operands[0], *op2 = ir->operands[2]; in double_lrp() local
|
H A D | ast_to_hir.cpp | 1115 do_comparison(void *mem_ctx, int operation, ir_rvalue *op0, ir_rvalue *op1) in do_comparison() argument
|
/third_party/skia/third_party/externals/spirv-tools/source/opt/ |
H A D | folding_rules.cpp | 409 uint32_t op0 = zero_is_variable ? non_const_id : neg_id; in MergeNegateMulDivArithmetic() local 471 uint32_t op0 = in MergeNegateAddSubArithmetic() local
|
/third_party/skia/third_party/externals/swiftshader/third_party/SPIRV-Tools/source/opt/ |
H A D | folding_rules.cpp | 409 uint32_t op0 = zero_is_variable ? non_const_id : neg_id; in MergeNegateMulDivArithmetic() local 471 uint32_t op0 = in MergeNegateAddSubArithmetic() local
|
/third_party/spirv-tools/source/opt/ |
H A D | folding_rules.cpp | 420 uint32_t op0 = zero_is_variable ? non_const_id : neg_id; in MergeNegateMulDivArithmetic() local 485 uint32_t op0 = in MergeNegateAddSubArithmetic() local
|
/third_party/mesa3d/src/mesa/main/ |
H A D | atifragshader.c | 417 GLuint op0 = curProg->Instructions[j][i].Opcode[0]; in _mesa_EndFragmentShaderATI() local
|
/third_party/mesa3d/src/amd/compiler/tests/ |
H A D | test_optimizer.cpp | 267 Temp create_subbrev_co(Operand op0, Operand op1, Operand op2) in create_subbrev_co() argument
|
H A D | helpers.cpp | 266 void writeout(unsigned i, Operand op0, Operand op1) in writeout() argument
|
/third_party/mesa3d/src/intel/compiler/ |
H A D | brw_fs_nir.cpp | 526 fs_reg op0 = get_nir_src(src0->src[0].src); in optimize_extract_to_float() local
|
H A D | brw_vec4_generator.cpp | 90 struct brw_reg &op0 = is_int_div ? src1 : src0; in generate_math2_gfx4() local
|
/third_party/node/deps/v8/src/compiler/ |
H A D | js-inlining.cc | 262 const Operator* op0 = common()->StateValues(0, SparseInputMask::Dense()); in CreateArtificialFrameState() local
|
/third_party/node/deps/v8/src/diagnostics/arm/ |
H A D | disasm-arm.cc | 1887 int op0 = instr->Bits(25, 24); in DecodeSpecialCondition() local 1903 int op0 = instr->Bits(23, 20); in DecodeFloatingPointDataProcessing() local 2005 int op0 = instr->Bits(26, 25); in DecodeUnconditional() local 2025 int op0 = instr->Bit(23); in DecodeAdvancedSIMDDataProcessing() local 2237 int op0 = instr->Bit(24); DecodeAdvancedSIMDTwoOrThreeRegisters() local 2409 int op0 = instr->Bits(25, 21); DecodeMemoryHintsAndBarriers() local 2453 int op0 = instr->Bit(23); DecodeAdvancedSIMDElementOrStructureLoadStore() local [all...] |
/third_party/vk-gl-cts/external/vulkancts/modules/vulkan/robustness/ |
H A D | vktRobustBufferAccessWithVariablePointersTests.cpp | 690 std::stringstream& selectStream (const T0& op0, const T1& op1) in selectStream() argument 719 std::stringstream& selectStream (const T0& op0, const Operation& op) in selectStream() argument
|
/third_party/vk-gl-cts/external/vulkancts/modules_no_buildgn/vulkan/robustness/ |
H A D | vktRobustBufferAccessWithVariablePointersTests.cpp | 694 std::stringstream& selectStream (const T0& op0, const T1& op1) in selectStream() argument 723 std::stringstream& selectStream (const T0& op0, const Operation& op) in selectStream() argument
|
/third_party/skia/third_party/externals/libwebp/src/dsp/ |
H A D | dec_neon.c | 514 uint8x16_t p1, p0, q0, q1, op0, oq0; in SimpleVFilter16_NEON() local 524 uint8x16_t p1, p0, q0, q1, oq0, op0; in SimpleHFilter16_NEON() local 469 ApplyFilter2NoFlip_NEON(const int8x16_t p0s, const int8x16_t q0s, const int8x16_t delta, int8x16_t* const op0, int8x16_t* const oq0) ApplyFilter2NoFlip_NEON() argument 485 ApplyFilter2_NEON(const int8x16_t p0s, const int8x16_t q0s, const int8x16_t delta, uint8x16_t* const op0, uint8x16_t* const oq0) ApplyFilter2_NEON() argument 500 DoFilter2_NEON(const uint8x16_t p1, const uint8x16_t p0, const uint8x16_t q0, const uint8x16_t q1, const uint8x16_t mask, uint8x16_t* const op0, uint8x16_t* const oq0) DoFilter2_NEON() argument 711 ApplyFilter4_NEON( const int8x16_t p1, const int8x16_t p0, const int8x16_t q0, const int8x16_t q1, const int8x16_t delta0, uint8x16_t* const op1, uint8x16_t* const op0, uint8x16_t* const oq0, uint8x16_t* const oq1) ApplyFilter4_NEON() argument 730 DoFilter4_NEON( const uint8x16_t p1, const uint8x16_t p0, const uint8x16_t q0, const uint8x16_t q1, const uint8x16_t mask, const uint8x16_t hev_mask, uint8x16_t* const op1, uint8x16_t* const op0, uint8x16_t* const oq0, uint8x16_t* const oq1) DoFilter4_NEON() argument 764 ApplyFilter6_NEON( const int8x16_t p2, const int8x16_t p1, const int8x16_t p0, const int8x16_t q0, const int8x16_t q1, const int8x16_t q2, const int8x16_t delta, uint8x16_t* const op2, uint8x16_t* const op1, uint8x16_t* const op0, uint8x16_t* const oq0, uint8x16_t* const oq1, uint8x16_t* const oq2) ApplyFilter6_NEON() argument 801 DoFilter6_NEON( const uint8x16_t p2, const uint8x16_t p1, const uint8x16_t p0, const uint8x16_t q0, const uint8x16_t q1, const uint8x16_t q2, const uint8x16_t mask, const uint8x16_t hev_mask, uint8x16_t* const op2, uint8x16_t* const op1, uint8x16_t* const op0, uint8x16_t* const oq0, uint8x16_t* const oq1, uint8x16_t* const oq2) DoFilter6_NEON() argument 845 uint8x16_t op2, op1, op0, oq0, oq1, oq2; VFilter16_NEON() local 862 uint8x16_t op2, op1, op0, oq0, oq1, oq2; HFilter16_NEON() local 927 uint8x16_t op2, op1, op0, oq0, oq1, oq2; VFilter8_NEON() local 945 uint8x16_t op1, op0, oq0, oq1; VFilter8i_NEON() local 960 uint8x16_t op2, op1, op0, oq0, oq1, oq2; HFilter8_NEON() local 977 uint8x16_t op1, op0, oq0, oq1; HFilter8i_NEON() local [all...] |
/third_party/mesa3d/src/amd/compiler/ |
H A D | aco_optimizer.cpp | 2141 Temp op0 = op_instr[i]->operands[0].getTemp(); in combine_ordering_test() local
|
/third_party/skia/third_party/externals/spirv-cross/ |
H A D | spirv_hlsl.cpp | 5849 CompilerHLSL::BitcastType CompilerHLSL::get_bitcast_type(uint32_t result_type, uint32_t op0) in get_bitcast_type() argument
|
H A D | spirv_msl.cpp | 6731 void CompilerMSL::emit_binary_unord_op(uint32_t result_type, uint32_t result_id, uint32_t op0, uint32_t op1, in emit_binary_unord_op() argument 8235 uint32_t op0 = ops[2]; in emit_instruction() local 8265 uint32_t op0 = ops[2]; emit_instruction() local [all...] |
/third_party/mesa3d/src/microsoft/compiler/ |
H A D | dxil_module.c | 2631 dxil_emit_binop(struct dxil_module *m, enum dxil_bin_opcode opcode, const struct dxil_value *op0, const struct dxil_value *op1, enum dxil_opt_flags flags) dxil_emit_binop() argument 2650 dxil_emit_cmp(struct dxil_module *m, enum dxil_cmp_pred pred, const struct dxil_value *op0, const struct dxil_value *op1) dxil_emit_cmp() argument 2667 dxil_emit_select(struct dxil_module *m, const struct dxil_value *op0, const struct dxil_value *op1, const struct dxil_value *op2) dxil_emit_select() argument [all...] |
H A D | nir_to_dxil.c | 510 emit_unary_call(struct ntd_context *ctx, enum overload_type overload, enum dxil_intr intr, const struct dxil_value *op0) emit_unary_call() argument 533 emit_binary_call(struct ntd_context *ctx, enum overload_type overload, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1) emit_binary_call() argument 555 emit_tertiary_call(struct ntd_context *ctx, enum overload_type overload, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1, const struct dxil_value *op2) emit_tertiary_call() argument 580 emit_quaternary_call(struct ntd_context *ctx, enum overload_type overload, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1, const struct dxil_value *op2, const struct dxil_value *op3) emit_quaternary_call() argument 1824 emit_binop(struct ntd_context *ctx, nir_alu_instr *alu, enum dxil_bin_opcode opcode, const struct dxil_value *op0, const struct dxil_value *op1) emit_binop() argument 1842 emit_shift(struct ntd_context *ctx, nir_alu_instr *alu, enum dxil_bin_opcode opcode, const struct dxil_value *op0, const struct dxil_value *op1) emit_shift() argument 1865 emit_cmp(struct ntd_context *ctx, nir_alu_instr *alu, enum dxil_cmp_pred pred, const struct dxil_value *op0, const struct dxil_value *op1) emit_cmp() argument 2050 emit_binary_intin(struct ntd_context *ctx, nir_alu_instr *alu, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1) emit_binary_intin() argument 2071 emit_tertiary_intin(struct ntd_context *ctx, nir_alu_instr *alu, enum dxil_intr intr, const struct dxil_value *op0, const struct dxil_value *op1, const struct dxil_value *op2) emit_tertiary_intin() argument [all...] |
/third_party/node/deps/v8/src/execution/arm/ |
H A D | simulator-arm.cc | 4353 int op0 = instr->Bits(26, 25); in DecodeUnconditional() local 4374 int op0 = instr->Bit(24); in DecodeAdvancedSIMDTwoOrThreeRegisters() local 5040 int op0 in DecodeAdvancedSIMDDataProcessing() local 5748 int op0 = instr->Bit(23); DecodeAdvancedSIMDElementOrStructureLoadStore() local 6108 int op0 = instr->Bits(25, 24); DecodeSpecialCondition() local [all...] |