Home
last modified time | relevance | path

Searched defs:mux_width (Results 1 - 14 of 14) sorted by relevance

/kernel/linux/linux-5.10/drivers/clk/mediatek/
H A Dclk-mux.h31 u8 mux_width; member
H A Dclk-mtk.h70 signed char mux_width; member
/kernel/linux/linux-6.6/drivers/clk/mediatek/
H A Dclk-mux.h32 u8 mux_width; member
H A Dclk-mtk.h101 signed char mux_width; member
/kernel/linux/linux-5.10/drivers/clk/rockchip/
H A Dclk-ddr.c20 int mux_width; member
90 rockchip_clk_register_ddrclk(const char *name, int flags, const char *const *parent_names, u8 num_parents, int mux_offset, int mux_shift, int mux_width, int div_shift, int div_width, int ddr_flag, void __iomem *reg_base, spinlock_t *lock) rockchip_clk_register_ddrclk() argument
H A Dclk-half-divider.c158 rockchip_clk_register_halfdiv(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, u8 div_shift, u8 div_width, u8 div_flags, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_halfdiv() argument
H A Dclk.c37 rockchip_clk_register_branch(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table *div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_branch() argument
H A Dclk.h412 u8 mux_width; member
[all...]
/kernel/linux/linux-6.6/drivers/clk/rockchip/
H A Dclk-ddr.c20 int mux_width; member
90 rockchip_clk_register_ddrclk(const char *name, int flags, const char *const *parent_names, u8 num_parents, int mux_offset, int mux_shift, int mux_width, int div_shift, int div_width, int ddr_flag, void __iomem *reg_base, spinlock_t *lock) rockchip_clk_register_ddrclk() argument
H A Dclk-half-divider.c158 rockchip_clk_register_halfdiv(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, u8 div_shift, u8 div_width, u8 div_flags, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_halfdiv() argument
H A Dclk.c38 rockchip_clk_register_branch(const char *name, const char *const *parent_names, u8 num_parents, void __iomem *base, int muxdiv_offset, u8 mux_shift, u8 mux_width, u8 mux_flags, u32 *mux_table, int div_offset, u8 div_shift, u8 div_width, u8 div_flags, struct clk_div_table *div_table, int gate_offset, u8 gate_shift, u8 gate_flags, unsigned long flags, spinlock_t *lock) rockchip_clk_register_branch() argument
H A Dclk.h536 u8 mux_width; member
[all...]
/kernel/linux/linux-5.10/drivers/clk/x86/
H A Dclk-cgu.h178 u8 mux_width; member
/kernel/linux/linux-6.6/drivers/clk/x86/
H A Dclk-cgu.h178 u8 mux_width; member

Completed in 10 milliseconds