Home
last modified time | relevance | path

Searched defs:mmUVD_SEMA_CNTL (Results 1 - 20 of 20) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h38 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_3_1_d.h38 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_4_0_d.h78 #define mmUVD_SEMA_CNTL 0x3D00 macro
H A Duvd_6_0_d.h55 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_5_0_d.h44 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_7_0_offset.h122 #define mmUVD_SEMA_CNTL 0x0500 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h38 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_3_1_d.h38 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_4_0_d.h78 #define mmUVD_SEMA_CNTL 0x3D00 macro
H A Duvd_6_0_d.h55 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_5_0_d.h44 #define mmUVD_SEMA_CNTL 0x3d00 macro
H A Duvd_7_0_offset.h122 #define mmUVD_SEMA_CNTL 0x0500 macro
/kernel/linux/linux-5.10/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h248 #define mmUVD_SEMA_CNTL 0x0500 macro
H A Dvcn_2_0_0_offset.h476 #define mmUVD_SEMA_CNTL 0x01c0 macro
H A Dvcn_2_5_offset.h815 #define mmUVD_SEMA_CNTL 0x02ef macro
H A Dvcn_3_0_0_offset.h1201 #define mmUVD_SEMA_CNTL 0x02ef macro
/kernel/linux/linux-6.6/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h248 #define mmUVD_SEMA_CNTL 0x0500 macro
H A Dvcn_2_0_0_offset.h476 #define mmUVD_SEMA_CNTL 0x01c0 macro
H A Dvcn_2_5_offset.h815 #define mmUVD_SEMA_CNTL 0x02ef macro
H A Dvcn_3_0_0_offset.h1201 #define mmUVD_SEMA_CNTL 0x02ef macro

Completed in 47 milliseconds