Home
last modified time | relevance | path

Searched defs:VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_5 (Results 1 - 2 of 2) sorted by relevance

/kernel/linux/linux-5.10/drivers/gpu/drm/bridge/
H A Dsil-sii8620.h757 #define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_5 0x30 macro
/kernel/linux/linux-6.6/drivers/gpu/drm/bridge/
H A Dsil-sii8620.h757 #define VAL_MHL_PLL_CTL0_AUD_CLK_RATIO_5_5 0x30 macro

Completed in 9 milliseconds